Sandeep Bharathi Email & Phone Number
@marvell.com
4 phones found area 408
LinkedIn matched
Who is Sandeep Bharathi? Overview
A concise factual answer block for searchers comparing this professional profile.
Sandeep Bharathi is listed as President, Data Center Group at Marvell Technology, based in San Francisco Bay Area, United States, United States. AeroLeads shows a work email signal at marvell.com, phone signal with area code 408, and a matched LinkedIn profile for Sandeep Bharathi.
Sandeep Bharathi previously worked as Chief Development Officer at Marvell Technology and Executive Vice President, Central Engineering System-On-Chip Group at Marvell Technology. Sandeep Bharathi holds Gsb Stanford Executive Program from Stanford University Graduate School Of Business.
Email format at Marvell Technology
This section adds company-level context without repeating Sandeep Bharathi's masked contact details.
AeroLeads found 3 current-domain work email signals for Sandeep Bharathi. Compare company email patterns before reaching out.
About Sandeep Bharathi
Innovative technology and strategic business leader with 25+ years of progressive experience in delivering cutting edge products in the semiconductor industry. Successful track record of leadership and management in the development, execution and new product introduction of end-to-end solutions that span CPUs, GPUs, ASICs, FPGAs, SOC/IP subsystem and software serving various end markets including servers, desktop, cloud computing, consumer electronics, wired and wireless telecom infrastructure and data centers. * Highly refined organizational design and transformation skills demonstrated by success in hiring, building for scale, motivating and leading global teams and organizations in start-up, mid and big sized companies across functions and geographies.* Collaborative leader connecting product strategy, technology roadmap, planning and execution with a keen understanding of finance, business and market dynamics that has led to the introduction of > 100 products generating in excess of $50B in lifetime revenue.* Extensive experience in negotiation and developing effective long term strategic relationships with customers, foundry partners, packaging, testing, design services and EDA vendors.* Deep experience on end to end product development across multiple process technology nodes in digital and analog VLSI design including architecture, RTL, verification, logic and circuit design, process technology, DFT, manufacturing test and system validation.
Listed skills include Processors, Microprocessors, Semiconductors, Asic, and 25 others.
Sandeep Bharathi's current company
Company context helps verify the profile and gives searchers a useful next step.
Sandeep Bharathi work experience
A career timeline built from the work history available for this profile.
Chief Development Officer
CurrentOversees product development for various end markets in advanced process technologies. Leader in digital and mixed-signal design, IP and product development.
Executive Vice President, Central Engineering System-On-Chip Group
Senior Vice President, Central Engineering
Vice President, Programmable Solutions Group
Vice President
FPGA & MPSoC design and product development on Virtex, Kintex, Artix and Zynq product families.
Director, Engineering
- Project leader responsible for productizing Clustered Multi-Thread “Bulldozer” 32nm server processor core and successfully enabling product launch of Opteron server SOC by managing a multi-function 200+ member team.
- Successfully led a multi-site 130+ member team in the design and development of the 32nm “Bulldozer” server core and “Piledriver” client core CPUs culminating in Opteron server SOC booting Windows within 3 days of.
- Started a new initiative within AMD evangelizing and setting up the SOC center of excellence in the areas of process technology, package, test and verification across all of SOC Processor projects to enable rapid.
- Served as the focal point for strategic roadmaps for 45nm, 32nm SOC chips, socket compatibility, process variance working with product planning, marketing, server and client architecture teams.PRODUCTS: Athlon64.
- Successfully managed the delivery of the first dual core & single core processor on 65nm from RTL to tapeout in record time of 9 months. Boot-strapped dual-site (Boston & Sunnyvale) design capability managed a high.
Sr Staff Engineer
- Design and Development of Bluetooth and 802.11 Chipsets
- Architected and implemented SOC circuit design and CAD methodologies for the first TrueRadioTM combo 802.11b and Bluetooth digital baseband and MAC chip on TSMC 0.18u process resulting in functional silicon on first.
- Successfully drove design porting and tapeout for the first product to a new foundry (Silterra) 0.18u process in record time of 2 months. This cost reduction exercise saved 20% of manufacturing cost on the baseband.
- Managed methodology and technical specs with foundry (TSMC), packaging (ChipPAC) and testing (Credence) vendors.
Staff Engineer,
- Design and Development of Pentium Pro, Pentium II, Pentium 4PRODUCTS: Pentium 4 (0.13u -2.2 GHz, 0.18u -1.8Ghz), Pentium II & Pentium Pro (0.5, 0.35, 0.25u)
- Led an 8 person team in the vertical design of integer fireball execution unit on Pentium 4 (0.13u) towards a successful tapeout and product introduction. This was a key component in the high frequency NetBurst.
- Chaired a project task force on Dual Vt replacement techniques for domino circuits, Hot E degradation mechanism for full chip and proliferated the implementation of best practices across project team.
- Drove the speed debug of high frequency paths on first silicon rev of Pentium 4 (0.18u), root caused early Si speed paths and implemented fixes to meet frequency goals for production within one year of tapeout..
- Pioneered & productized the design and development of double pumped domino (ping-pong) design for the X86 flag generation unit which was used to replace self-resetting dynamic logic and saved 6 months in design time.
- Designed memory store array and control block on Pentium II that exceeded functional and performance goals.
Sandeep Bharathi education
Gsb Stanford Executive Program
Ms, Electrical Engineering
Be, Electronics
Pre University
Frequently asked questions about Sandeep Bharathi
Quick answers generated from the profile data available on this page.
What company does Sandeep Bharathi work for?
Sandeep Bharathi works for Marvell Technology.
What is Sandeep Bharathi's role at Marvell Technology?
Sandeep Bharathi is listed as President, Data Center Group at Marvell Technology.
What is Sandeep Bharathi's email address?
AeroLeads has found 3 work email signals at @marvell.com for Sandeep Bharathi at Marvell Technology.
What is Sandeep Bharathi's phone number?
AeroLeads has found 4 phone signal(s) with area code 408 for Sandeep Bharathi at Marvell Technology.
Where is Sandeep Bharathi based?
Sandeep Bharathi is based in San Francisco Bay Area, United States, United States while working with Marvell Technology.
What companies has Sandeep Bharathi worked for?
Sandeep Bharathi has worked for Marvell Technology, Intel Corporation, Xilinx, Amd, and Mobilian Corporation (Acquired By Intel Corp).
How can I contact Sandeep Bharathi?
You can use AeroLeads to view verified contact signals for Sandeep Bharathi at Marvell Technology, including work email, phone, and LinkedIn data when available.
What schools did Sandeep Bharathi attend?
Sandeep Bharathi holds Gsb Stanford Executive Program from Stanford University Graduate School Of Business.
What skills is Sandeep Bharathi known for?
Sandeep Bharathi is listed with skills including Processors, Microprocessors, Semiconductors, Asic, Fpga, Soc, Eda, and Engineering Management.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial