Senthilkumar Murugesan Email & Phone Number
@intel.com
2 phones found area 803
LinkedIn matched
Who is Senthilkumar Murugesan? Overview
A concise factual answer block for searchers comparing this professional profile.
Senthilkumar Murugesan is listed as Director Physical Design Intel at Intel Corporation, a with 10 employees, based in San Jose, California, United States. AeroLeads shows a work email signal at intel.com, phone signal with area code 803, and a matched LinkedIn profile for Senthilkumar Murugesan.
Senthilkumar Murugesan previously worked as Director Physical Design at Intel Corporation and Director Silicon Engineering at Groq. Senthilkumar Murugesan holds Master Of Science (Ms), Electrical Engineering from Southern Illinois University Edwardsville.
Email format at Intel Corporation
This section adds company-level context without repeating Senthilkumar Murugesan's masked contact details.
AeroLeads found 1 current-domain work email signal for Senthilkumar Murugesan. Compare company email patterns before reaching out.
About Senthilkumar Murugesan
Senthilkumar Murugesan is a Director Physical Design Intel at Intel Corporation. They possess expertise in static timing analysis, physical design, timing closure, asic, soc and 3 more skills.
Listed skills include Static Timing Analysis, Physical Design, Timing Closure, Asic, and 4 others.
Senthilkumar Murugesan's current company
Company context helps verify the profile and gives searchers a useful next step.
Senthilkumar Murugesan work experience
A career timeline built from the work history available for this profile.
Director Silicon Engineering
Sr Manager Gpu Physical Design
Engineer
Soc Engineer
Principal Engineer
PD Lead for the mixed signal chipsPD methodology, Full chip Floorplanning (Wire bond with CUP in line pads), Power Grid Design, , P&R , Timing Constraints Development, STA/Timing Closure , Physical Verification.
Staff Engineer
PD STA Lead for the Mobile SOC's and ARM Server SOC's.Full Chip Timing Constraints Development, Hierarchical Timing Budgeting, Developing Full Chip/Block Clock tree specification, DDR/Memory Controller Timing Closure, Full Chip/Block Timing Closure, Timing ECO generation Methodology development.
Mts
PD Lead for 100M+ instances GPU and AMD southbridge ChipsetPD Methodology, Full Chip Floorplanning, Power Grid Design (flip chip), Block pushdown, Chip Assembly, Setting up Full chip Hierarchical LVS flow, Power Analysis signoff, Physical Verification Signoff, Top/Block P&R.Top level repeater insertion/Analysis, Critical Hold Time PVT Analysis, Optimization/Signoff Timing corner selection, Full chip Timing Budgeting, Full Chip Timing Closure, Full chip P&R.
Design Engineer
Worked as physical design engineer for the Central Office Design Group which designed ADSL chips.
Design Engineer
Member Technical Staff
Colleagues at Intel Corporation
Other employees you can reach at intel.com. View company contacts for 10 employees →
Sabrina Wahid
Colleague at Intel CorporationHillsboro, Oregon, United States
View →
LS
Li Shao
Colleague at Intel CorporationSanta Clara, California, United States
View →
HZ
Hongxin Zhang
Colleague at Intel CorporationSanta Clara, California, United States
View →
YQ
Yong Quan Cheong
Colleague at Intel CorporationPenang, Malaysia
View →
VS
Vinoo Srinivasan
Colleague at Intel CorporationUnited States
View →
SY
Song Yoong Siang
Colleague at Intel CorporationPenang, Malaysia
View →
HH
Hee Hwan Kwak
Colleague at Intel CorporationPortland, Oregon, United States
View →
VJ
Venkata Jampana
Colleague at Intel CorporationIreland
View →
PS
Purnam Sheth
Colleague at Intel CorporationSan Francisco Bay Area, United States
View →
RF
Rich Fahey
Colleague at Intel CorporationPeoria, Arizona, United States
View →
Senthilkumar Murugesan education
-
Southern Illinois University Edwardsville
Frequently asked questions about Senthilkumar Murugesan
Quick answers generated from the profile data available on this page.
What company does Senthilkumar Murugesan work for?
Senthilkumar Murugesan works for Intel Corporation.
What is Senthilkumar Murugesan's role at Intel Corporation?
Senthilkumar Murugesan is listed as Director Physical Design Intel at Intel Corporation.
What is Senthilkumar Murugesan's email address?
AeroLeads has found 1 work email signal at @intel.com for Senthilkumar Murugesan at Intel Corporation.
What is Senthilkumar Murugesan's phone number?
AeroLeads has found 2 phone signal(s) with area code 803 for Senthilkumar Murugesan at Intel Corporation.
Where is Senthilkumar Murugesan based?
Senthilkumar Murugesan is based in San Jose, California, United States while working with Intel Corporation.
What companies has Senthilkumar Murugesan worked for?
Senthilkumar Murugesan has worked for Intel Corporation, Groq, Amd, Apple, and Calxeda.
Who are Senthilkumar Murugesan's colleagues at Intel Corporation?
Senthilkumar Murugesan's colleagues at Intel Corporation include Sabrina Wahid, Li Shao, Hongxin Zhang, Yong Quan Cheong, and Vinoo Srinivasan.
How can I contact Senthilkumar Murugesan?
You can use AeroLeads to view verified contact signals for Senthilkumar Murugesan at Intel Corporation, including work email, phone, and LinkedIn data when available.
What schools did Senthilkumar Murugesan attend?
Senthilkumar Murugesan holds Master Of Science (Ms), Electrical Engineering from Southern Illinois University Edwardsville.
What skills is Senthilkumar Murugesan known for?
Senthilkumar Murugesan is listed with skills including Static Timing Analysis, Physical Design, Timing Closure, Asic, Soc, Physical Verification, Timing Constraints Development, and Timing Budgeting.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial