Jiwon Seok Email & Phone Number
Who is Jiwon Seok? Overview
A concise factual answer block for searchers comparing this professional profile.
Jiwon Seok is listed as UG student at POSTECH, Electronic and Electrical Engineering based in Pohang, North Gyeongsang, Korea, Republic of. AeroLeads shows a matched LinkedIn profile for Jiwon Seok.
Jiwon Seok previously worked as MX division RF technology Circuit Design Engineer at 삼성전자 and Quantum Computing and Quantum Networks Lab, POSTECH (Advised by Prof. Moonjoo Lee) at 포항공과대학교. Jiwon Seok holds 학사, 전자전기공학과, Cumulative Gpa 4.06/4.3 from 포항공과대학교.
About Jiwon Seok
My research interest lies on Quantum Computing and adjacent areas. It’s focused in understanding the physical principles of the qubit, creating quantum gates in hardware, and exploring efficient quantum algorithms
Jiwon Seok work experience
A career timeline built from the work history available for this profile.
Quantum Computing And Quantum Networks Lab, Postech (Advised By Prof. Moonjoo Lee)
Undergraduate Research Intern
Jiwon Seok education
Frequently asked questions about Jiwon Seok
Quick answers generated from the profile data available on this page.
What is Jiwon Seok's role at their current company?
Jiwon Seok is listed as UG student at POSTECH, Electronic and Electrical Engineering.
Where is Jiwon Seok based?
Jiwon Seok is based in Pohang, North Gyeongsang, Korea, Republic of.
What companies has Jiwon Seok worked for?
Jiwon Seok has worked for 삼성전자 and 포항공과대학교.
How can I contact Jiwon Seok?
You can use AeroLeads to view verified contact signals for Jiwon Seok, including work email, phone, and LinkedIn data when available.
What schools did Jiwon Seok attend?
Jiwon Seok holds 학사, 전자전기공학과, Cumulative Gpa 4.06/4.3 from 포항공과대학교.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Jiwon Seok you were looking for.
View similar profiles