Sergio V. Email & Phone Number
Who is Sergio V.? Overview
A concise factual answer block for searchers comparing this professional profile.
Sergio V. is listed as Computer Engineer | FPGA, ASIC design, test environments at Cadence Design Systems, a company with 10 employees, based in São Paulo, São Paulo, Brazil. AeroLeads shows a matched LinkedIn profile for Sergio V..
Sergio V. previously worked as Sr. Solutions Engineer at Cadence Design Systems and Test Analyst at Lumentum. Sergio V. holds Ci Brasil Program, Digital Ic Design from Escola Politécnica Da Usp.
Email format at Cadence Design Systems
This section adds company-level context without repeating Sergio V.'s masked contact details.
Review company-level records connected to Sergio V. before choosing the right outreach path.
About Sergio V.
I am a graduate in Computer Engineering with experience in hardware development. During my undergraduate years, I worked in research projects on the study and simulation of integratedsystems and Networks-on-Chip on FPGA, at the Laboratory of Embedded and DistributedSystems (LEDS).After graduating, I joined the CI Brasil program, where I learned how to perform every step of designing and verifying a digital integrated circuit. During this program, I also participated in the design of a Bluetooth LE 5.0 device, from the study of the specification to the physical synthesis.
Sergio V.'s current company
Company context helps verify the profile and gives searchers a useful next step.
Sergio V. work experience
A career timeline built from the work history available for this profile.
Test Analyst
Systems Development Analyst
Digital Ic Design Trainee
I worked on the project for a Bluetooth LE 5.0 device, where I developed the data parsing and processing for the link layer, and its verification environment.I also got experience with the logic and physical synthesis tools from Cadence and Synopsys, and learned how to build a verification environment using UVM methodology.
Undergraduate Researcher
Project: Internal Traffic Analysis in a Network-on-Chip through Simulation
Undergraduate Researcher
Project: Production of Instructional Material for the RedScarf Framework
Colleagues at Cadence Design Systems
Other employees you can reach at cadence.se. View company contacts for 10 employees →
Ranjith Sankaranarayanan
Colleague at Cadence Design Systems
Bengaluru, Karnataka, India, India
View →
PK
Prashant Kaushik
Colleague at Cadence Design Systems
Pune, Maharashtra, India, India
View →
SP
Sridhar Pathi
Colleague at Cadence Design Systems
United States, United States
View →
刘
刘运花
Colleague at Cadence Design Systems
China, China
View →
MF
Matthew Fan
Colleague at Cadence Design Systems
San Jose, California, United States, United States
View →
KL
Kyle Lake
Colleague at Cadence Design Systems
Portland, Oregon, United States, United States
View →
KT
Kwang Tatt Loo
Colleague at Cadence Design Systems
Singapore, Singapore
View →
SH
Shannon Hash
Colleague at Cadence Design Systems
Oklahoma City, Oklahoma, United States, United States
View →
FG
Flowers Gus
Colleague at Cadence Design Systems
Hanoi, Hanoi, Vietnam, Viet Nam
View →
VS
Vinaya Singh
Colleague at Cadence Design Systems
Noida, Uttar Pradesh, India, India
View →
Sergio V. education
Ci Brasil Program, Digital Ic Design
Bachelor'S Degree, Computer Engineering
Frequently asked questions about Sergio V.
Quick answers generated from the profile data available on this page.
What company does Sergio V. work for?
Sergio V. works for Cadence Design Systems.
What is Sergio V.'s role at Cadence Design Systems?
Sergio V. is listed as Computer Engineer | FPGA, ASIC design, test environments at Cadence Design Systems.
Where is Sergio V. based?
Sergio V. is based in São Paulo, São Paulo, Brazil while working with Cadence Design Systems.
What companies has Sergio V. worked for?
Sergio V. has worked for Cadence Design Systems, Lumentum, Digesto Pesquisa E Banco De Dados, Lsi-Usp, and Universidade Do Vale Do Itajaí.
Who are Sergio V.'s colleagues at Cadence Design Systems?
Sergio V.'s colleagues at Cadence Design Systems include Ranjith Sankaranarayanan, Prashant Kaushik, Sridhar Pathi, 刘运花, and Matthew Fan.
How can I contact Sergio V.?
You can use AeroLeads to view verified contact signals for Sergio V. at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Sergio V. attend?
Sergio V. holds Ci Brasil Program, Digital Ic Design from Escola Politécnica Da Usp.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialCheck these profiles if this is not the Sergio V. you were looking for.
View similar profiles