Sergio V.
AeroLeads people directory · profile

Sergio V. Email & Phone Number

Computer Engineer | FPGA, ASIC design, test environments at Cadence Design Systems
Location: São Paulo, São Paulo, Brazil 6 work roles 2 schools
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Computer Engineer | FPGA, ASIC design, test environments
Location
São Paulo, São Paulo, Brazil
Company size

Who is Sergio V.? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Sergio V. is listed as Computer Engineer | FPGA, ASIC design, test environments at Cadence Design Systems, a company with 10 employees, based in São Paulo, São Paulo, Brazil. AeroLeads shows a matched LinkedIn profile for Sergio V..

Sergio V. previously worked as Sr. Solutions Engineer at Cadence Design Systems and Test Analyst at Lumentum. Sergio V. holds Ci Brasil Program, Digital Ic Design from Escola Politécnica Da Usp.

Company email context

Email format at Cadence Design Systems

This section adds company-level context without repeating Sergio V.'s masked contact details.

Cadence Design Systems

Review company-level records connected to Sergio V. before choosing the right outreach path.

Profile bio

About Sergio V.

I am a graduate in Computer Engineering with experience in hardware development. During my undergraduate years, I worked in research projects on the study and simulation of integratedsystems and Networks-on-Chip on FPGA, at the Laboratory of Embedded and DistributedSystems (LEDS).After graduating, I joined the CI Brasil program, where I learned how to perform every step of designing and verifying a digital integrated circuit. During this program, I also participated in the design of a Bluetooth LE 5.0 device, from the study of the specification to the physical synthesis.

Current workplace

Sergio V.'s current company

Company context helps verify the profile and gives searchers a useful next step.

Cadence Design Systems
Cadence Design Systems
Computer Engineer | FPGA, ASIC design, test environments
sweden
Website
Employees
10
AeroLeads page
6 roles

Sergio V. work experience

A career timeline built from the work history available for this profile.

Test Analyst

Campinas, São Paulo, Brazil

May 2021 - Aug 2024

Digital Ic Design Trainee

São Paulo Area, Brazil

I worked on the project for a Bluetooth LE 5.0 device, where I developed the data parsing and processing for the link layer, and its verification environment.I also got experience with the logic and physical synthesis tools from Cadence and Synopsys, and learned how to build a verification environment using UVM methodology.

Apr 2019 - Mar 2020

Undergraduate Researcher

Laboratory Of Embedded And Distributed Systems | LEDS

Project: Internal Traffic Analysis in a Network-on-Chip through Simulation

Aug 2016 - Jul 2017

Undergraduate Researcher

Laboratory Of Embedded And Distributed Systems | LEDS

Project: Production of Instructional Material for the RedScarf Framework

Aug 2015 - Jul 2016
Team & coworkers

Colleagues at Cadence Design Systems

Other employees you can reach at cadence.se. View company contacts for 10 employees →

2 education records

Sergio V. education

Ci Brasil Program, Digital Ic Design

A government program for training hardware designers through every step of a project, from a high level specification to the physical.

FAQ

Frequently asked questions about Sergio V.

Quick answers generated from the profile data available on this page.

What company does Sergio V. work for?

Sergio V. works for Cadence Design Systems.

What is Sergio V.'s role at Cadence Design Systems?

Sergio V. is listed as Computer Engineer | FPGA, ASIC design, test environments at Cadence Design Systems.

Where is Sergio V. based?

Sergio V. is based in São Paulo, São Paulo, Brazil while working with Cadence Design Systems.

What companies has Sergio V. worked for?

Sergio V. has worked for Cadence Design Systems, Lumentum, Digesto Pesquisa E Banco De Dados, Lsi-Usp, and Universidade Do Vale Do Itajaí.

Who are Sergio V.'s colleagues at Cadence Design Systems?

Sergio V.'s colleagues at Cadence Design Systems include Ranjith Sankaranarayanan, Prashant Kaushik, Sridhar Pathi, 刘运花, and Matthew Fan.

How can I contact Sergio V.?

You can use AeroLeads to view verified contact signals for Sergio V. at Cadence Design Systems, including work email, phone, and LinkedIn data when available.

What schools did Sergio V. attend?

Sergio V. holds Ci Brasil Program, Digital Ic Design from Escola Politécnica Da Usp.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Sergio V. you were looking for.

View similar profiles