Principal Asic Design Engineer
Current
Nov 2019 - Present
AeroLeads people directory · profile
Shailesh Shah Email & Phone Number
Principal ASIC Design Engineer
at
Qualcomm
LinkedIn matched
✓ Verified Jun 2026
3 data sources
Profile completeness 86%
Current company
Role
Principal ASIC Design Engineer
Location
San Diego, California, United States
Company size
Who is Shailesh Shah? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Shailesh Shah is listed as Principal ASIC Design Engineer at Qualcomm, a company with 37431 employees, based in San Diego, California, United States. AeroLeads shows a matched LinkedIn profile for Shailesh Shah.
Shailesh Shah previously worked as Senior Staff ASIC Design Engineer at Qualcomm and Principal ASIC Design Engineer at Broadcom (Dtv Bu, Formerly Amd/Ati). Shailesh Shah holds Master Of Engineering (M.Eng.), Electrical Engineering from Concordia University.
Company email context
Email format at Qualcomm
This section adds company-level context without repeating Shailesh Shah's masked contact details.
Qualcomm
Review company-level records connected to Shailesh Shah before choosing the right outreach path.
Profile bio
About Shailesh Shah
* 15+ years of proven track record working in all phases of SoC/ASIC product development cycle.* Core member of product development and integration teams with history of successfully delivering more than 20+ semiconductor SOCs for mobile and consumer electronics industry. * SOC design complexity include multi-million gates for various technology nodes from 10nm to 80nm.* Experience in high-speed/low-power complex ASIC design, architecture and pre/post silicon verification. Designs developed include clock/reset/power controls and complex video/display/graphics technologies from specification to RTL design/verification to chip bring-up.* Successfully led integration of complete multi-media sub-system involving multiple cross-functional IP development teams from multiple global sites. * Extensive knowledge in Synthesis, STA, Formal Verification, CDC, PLDRC, Low Power checks.- Able to work on multiple projects with diverse teams spread across multiple global sites. - Flexible to act as a leader, team player or as a significant individual contributor.- Enthusiastic to learn new things and keen to explore new areas.
Current workplace
Shailesh Shah's current company
Company context helps verify the profile and gives searchers a useful next step.
Qualcomm
5 roles
Shailesh Shah work experience
A career timeline built from the work history available for this profile.
Senior Staff Asic Design Engineer
- Core member of Camera subsystem, delivered in multiple generations of QCTs ‘Snapdragon’ processors (S8xx, S6xx, S4xx, S2xx)
- Led architecture and design of clocks, reset and power controls of camera subsystem. Develop technical diagrams, hardware programing guide used by Verification & SW/FW teams.
- Present and participate in regular design and documentation review.
- Work closely with SoC, Verification, Physical Design, Implementation and SW teams during all phases of design from RTL to silicon bring-up.
- Developed IPs for bandwidth management (QMIP) and unauthorized overclocking (Frequency Limiter) from specification to architecture, design and pre-post silicon bring up.
- Successfully led integration of complete multi-media sub-system involving multiple cross-functional IP development teams from multiple global sites. IPs integrated also includes Analog IP such as PLL, PHY, Droop.
Nov 2011 - Nov 2019
Principal Asic Design Engineer
- Developed advanced video and picture quality improvement IPs in RTL (starting from quantized C model/algorithm) for Broadcom BCM35xxx Digital TV SoCs.
- IPs designed and developed include – Video Image Sharpening, Contrast Enhancement, 2Dto3D Conversion, 3D Depth Control, memory controller interface
- Superblock/Tile lead for 2 layout blocks. Responsibilities included constraint generation, sysnthesis, formal verification, timing closure, ECOs, netlist transfer between frontend and backend.
Oct 2008 - Oct 2011
Mts Asic Design Engineer (Dtv Bu, Formerly Ati)
- Responsible for display IP design (starting from quantized C model/algorithm) and display sub system integration of Xilleon DTV SOCs.
- IPs designed and developed include – Motion Estimation & Compensation, Deinterlacing, Scaling, Colour Management
- Block level and display sub-system Synthesis, CDC analysis, Lint checks - Constraints and netlist generation and validation - STA, ECO handling and timing closure - PD & IP interaction - cross-site collaboration.
Oct 2006 - Oct 2008
Asic Design Engineer
Ati Technologies Inc
Jan 2000 - Oct 2006
Team & coworkers
Colleagues at Qualcomm
Other employees you can reach at qualcomm.com. View company contacts for 37431 employees →
SH
Shuching Hsu
Colleague at QualcommCarlsbad, California, United States, United States
View →
AK
Aman Kumar Sharma
Colleague at QualcommHyderabad, Telangana, India, India
View →
ND
Noémie Damerval
Colleague at QualcommBures-sur-Yvette, Île-de-France, France, France
View →
AD
Aman Deep
Colleague at QualcommBangalore Urban, Karnataka, India, India
View →
PC
Pitt Chuang
Colleague at QualcommTaiwan, Taiwan, Province Of China
View →
BY
Binod Yadav
Colleague at QualcommBengaluru, Karnataka, India, India
View →
PC
Philip Cuevas
Colleague at QualcommSingapore, Singapore, Singapore
View →
WA
Wasim Ahmed N
Colleague at QualcommHyderabad, Telangana, India, India
View →
CK
Chundru Krishna Sai
Colleague at QualcommEast Godavari, Andhra Pradesh, India, India
View →
李L
李傳源Tony Lee
Colleague at QualcommTaiwan, Taiwan, Province Of China
View →
Shuching Hsu
Colleague at QualcommCarlsbad, California, United States, United States
View →
AK
Aman Kumar Sharma
Colleague at QualcommHyderabad, Telangana, India, India
View →
ND
Noémie Damerval
Colleague at QualcommBures-sur-Yvette, Île-de-France, France, France
View →
AD
Aman Deep
Colleague at QualcommBangalore Urban, Karnataka, India, India
View →
PC
Pitt Chuang
Colleague at QualcommTaiwan, Taiwan, Province Of China
View →
BY
Binod Yadav
Colleague at QualcommBengaluru, Karnataka, India, India
View →
PC
Philip Cuevas
Colleague at QualcommSingapore, Singapore, Singapore
View →
WA
Wasim Ahmed N
Colleague at QualcommHyderabad, Telangana, India, India
View →
CK
Chundru Krishna Sai
Colleague at QualcommEast Godavari, Andhra Pradesh, India, India
View →
李L
李傳源Tony Lee
Colleague at QualcommTaiwan, Taiwan, Province Of China
View →
2 education records
Shailesh Shah education
Master Of Engineering (M.Eng.), Electrical Engineering
B.Eng, Electronics
FAQ
Frequently asked questions about Shailesh Shah
Quick answers generated from the profile data available on this page.
What company does Shailesh Shah work for?
Shailesh Shah works for Qualcomm.
What is Shailesh Shah's role at Qualcomm?
Shailesh Shah is listed as Principal ASIC Design Engineer at Qualcomm.
Where is Shailesh Shah based?
Shailesh Shah is based in San Diego, California, United States while working with Qualcomm.
What companies has Shailesh Shah worked for?
Shailesh Shah has worked for Qualcomm, Broadcom (Dtv Bu, Formerly Amd/Ati), Amd, and Ati Technologies Inc.
Who are Shailesh Shah's colleagues at Qualcomm?
Shailesh Shah's colleagues at Qualcomm include Shuching Hsu, Aman Kumar Sharma, Noémie Damerval, Aman Deep, and Pitt Chuang.
How can I contact Shailesh Shah?
You can use AeroLeads to view verified contact signals for Shailesh Shah at Qualcomm, including work email, phone, and LinkedIn data when available.
What schools did Shailesh Shah attend?
Shailesh Shah holds Master Of Engineering (M.Eng.), Electrical Engineering from Concordia University.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trialPeople with similar names
Check these profiles if this is not the Shailesh Shah you were looking for.
View similar profiles
