Shravanthi Reddy

Shravanthi Reddy Email and Phone Number

Design Verification Engineer @ Amazon Web Services (AWS)
Shravanthi Reddy's Location
San Francisco Bay Area, United States, United States
Shravanthi Reddy's Contact Details

Shravanthi Reddy work email

Shravanthi Reddy personal email

n/a
About Shravanthi Reddy

Summary:~Experienced in RTL design, Functional verification of IP, Test plan development, Coverage analysis, Testcase development (Directed and Random) and Assertions.~Graduated from University of Texas at Dallas with major in Electrical Engineering.~My course work includes Advance Digital Logic, VLSI Design, Computer Architecture, Testing of Digital Systems,Applications of Data Analytics in Semiconductor manufacturing, Microprocessor SystemsSkill set:Languages: System Verilog, Verilog, CScripting Languages: Python, ShellMethodologies: UVMProtocols: AMBA AXI, AHB, APB, DDR(DDR4 and DDR5)Synthesis Tools: Synopsys Design Compiler, Xilinx ISECadence Tool Suite: Cadence Virtuoso, Incisive, Xcelium,Cadence Schematic Editor, EDI EncounterSynopsys Tool Suite: VCS, Verdi, Tetramax, Library Compiler, PrimeTime, SiliconSmart, HSPICE, WaveView Testing: Memory Testing, Design For Test, Scan, BISTInterests: RTL Design & Verification, Logic Design, Computer Architecture.

Shravanthi Reddy's Current Company Details
Amazon Web Services (AWS)

Amazon Web Services (Aws)

View
Design Verification Engineer
Shravanthi Reddy Work Experience Details
  • Amazon Web Services (Aws)
    Design Verification Engineer
    Amazon Web Services (Aws) Jun 2022 - Present
    Seattle, Wa, Us
  • Synopsys Inc
    Asic Digital Design Engineer Sr I
    Synopsys Inc Dec 2021 - Jul 2022
    Sunnyvale, California, Us
  • Synopsys Inc
    Asic Digital Design Engineer Ii
    Synopsys Inc Apr 2019 - Dec 2021
    Sunnyvale, California, Us
    -Responsible for Test plan and testcase development for DDR5 based BIST Controller.-Collaborate with Verification and Design Engineers to create and review test plans and resolve the bugs.-Run weekly regressions, debug testbench and RTL bugs, analyze code and functional coverage to identify uncovered scenarios.- Add exclusions to improve the coverage.
  • Marvell Semiconductor
    Asic Engineer
    Marvell Semiconductor Sep 2018 - Mar 2019
    Santa Clara, Ca, Us
    • Knowledge of DDR3,DDR4,DDR5.• Developed simulation flow for Memory Controller in Xcelium (Cadence) Platform.• Involved in running test regressions and debugging functional failures.
  • Marvell Semiconductor
    Asic Design Intern
    Marvell Semiconductor Jul 2017 - Dec 2017
    Santa Clara, Ca, Us
    • Developed scripts to automate register value calculations in the Memory Controller design for different Memory architectures.• Run regressions to verify functionality by performing functional coverage analysis. Analyzed the failures to determine if it is a design or test bench issue.• Based on design,architecture and updated RTL features, developed a verification plan to provide functional coverage for the design.• Generated and simulated test cases and developed a Perl script to compute the coverage of regression model.
  • South Central Railway Workshop,India
    Project Intern
    South Central Railway Workshop,India Jan 2016 - Apr 2016
    Designed and developed an embedded system to automate the process of testing of railway wagon within brake testing division.Hardware used: Arduino Mega 2560, Pressure sensors, TFT LCD.

Shravanthi Reddy Skills

C Verilog Vlsi Python Microprocessors Xilinx Ise Assembly Language Computer Architecture System Verilog Synopsys Tools Synopsys Primetime Cadence Encounter Cadence Virtuoso Layout Editor Cadence Virtuoso Cadence Icfb Cplex Tetramax C++ Embedded Systems Simulations Testing Cadence

Shravanthi Reddy Education Details

  • The University Of Texas At Dallas
    The University Of Texas At Dallas
    Electrical Engineering
  • Chaitanya Bharathi Institute Of Technology
    Chaitanya Bharathi Institute Of Technology
    Electronics And Communication Engineering

Frequently Asked Questions about Shravanthi Reddy

What company does Shravanthi Reddy work for?

Shravanthi Reddy works for Amazon Web Services (Aws)

What is Shravanthi Reddy's role at the current company?

Shravanthi Reddy's current role is Design Verification Engineer.

What is Shravanthi Reddy's email address?

Shravanthi Reddy's email address is sh****@****sys.com

What schools did Shravanthi Reddy attend?

Shravanthi Reddy attended The University Of Texas At Dallas, Chaitanya Bharathi Institute Of Technology.

What are some of Shravanthi Reddy's interests?

Shravanthi Reddy has interest in Children, Environment, Education, Poverty Alleviation, Science And Technology, Disaster And Humanitarian Relief, Arts And Culture, Health.

What skills is Shravanthi Reddy known for?

Shravanthi Reddy has skills like C, Verilog, Vlsi, Python, Microprocessors, Xilinx Ise, Assembly Language, Computer Architecture, System Verilog, Synopsys Tools, Synopsys Primetime, Cadence Encounter.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.