Coordenador De Projetos
CurrentGestão de projetos de TelecomGestão de projetos de SW embarcado
Please complete the CAPTCHA to continue
A concise factual answer block for searchers comparing this professional profile.
Flávio Silva is listed as Open Innovation | Entrepreneurship | Technical Leader | ASIC Design and Verification | VLSI | IC | Tech trends | HW at Elsys, a with 504 employees, based in Campinas, São Paulo, Brazil. AeroLeads shows a matched LinkedIn profile for Flávio Silva.
Flávio Silva previously worked as Coordenador de Projetos at Elsys and Product Marketing at Idea! Electronic Systems. Flávio Silva holds Msc, Digital Signal Processing from Universidade Estadual De Campinas.
This section adds company-level context without repeating Flávio Silva's masked contact details.
Review company-level records connected to Flávio Silva before choosing the right outreach path.
Flávio Silva is a Open Innovation | Entrepreneurship | Technical Leader | ASIC Design and Verification | VLSI | IC | Tech trends | HW at Elsys. He possess expertise in asic, soc, verilog, functional verification, testing and 39 more skills. He is proficient in French and English.
Listed skills include Asic, Soc, Verilog, Functional Verification, and 40 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Valinhos, São Paulo, Brasil
Gestão de projetos de TelecomGestão de projetos de SW embarcado
Campinas, São Paulo, Brasil
Customer Centric Marketing
Campinas E Região, Brasil
▪ Participando do programa AceleraDev em Data Science da CodeNation ▪ Aprendendo sobre Machine Learning▪ Estruturando um hub de Inovação em serviços financeiros em Campinas
Campinas
• Integrated Project Management of Electronics, Mechanics and Optics prototypes for DWDM systems using Kanban and agile methodologies• OTN switch equipment development with a multidisciplinary and international team
São Paulo E Região, Brasil
► Coordinator - Open Innovation and Entrepreneurship (Set, 2016 – Dec, 2018)• Elaborate and coordinate execution of open innovation initiatives with Startups, ICTs and firms• Technological acceleration - Identify and Develop Startups technical components► Coordinator – IoT (Jul, 2015 – Set, 2016)• Brazilian Specialist for Br-UE Sector Dialogue on M2M and IoT study• Projects on Smart Cities, Smart Metering and Smart Farm► Technical Leader – DSP for 100/400G coherent system (Oct, 2010 – Jul, 2015)• Tapeout of a 16nm Test Chip with DSP algorithms for Optical Communications• Ensure deliverables (at all levels) meets Spec within schedule• Coordination of a team - whose activities included MATLAB coding/evaluation, RTL coding in Verilog, version control using SVN, functional verification and logical-physical synthesis• Introduced electronic system level methodology (ESL) into DSP algorithms development creating a SystemC model based simulation environment• Frontend design flow definition, from SystemC models to placed netlist in deep sub-micron technologies• Usage of high level synthesis tool (Catapult) for micro-architecture exploration, trying to foresee any routing congestion issues during P&R• Deployment of a mixed SystemVerilog-SystemC, UVM-based verification methodology• Developing chiptop verification plan and mixed-language platform for simulation• Set-up of computational infra structure and EDA tools (Cadence, Synopsys, Calypto) for IC design projects
Achievements and responsibilities in the ISDB-T receiver project included:• Introduced vector-matching verification techniques - VHDL vs Matlab• Creation and maintenance of a chip top verification environment - described in VHDL• Verification Plan and functional coverage metrics creation• Coordinated the verification team test case generation activities• Chiptop RTL and gate-level verification using ModelSim• Organized chiptop documentation• Achieved 'first silicon right' tape-out
Functional Verification and Test support for 8- & 32-bit SoCs (consumer and automotive applications)• S08, HC08 and MPC5xxx based SoC´s for automotive and consumer & industrial applications• Verification plan elaboration• Test pattern creation using assembly and Verilog• Chiptop RTL and gate level simulation• Applied formal verification and directed pattern simulations techniques• Verilog-AMS modeling and simulations• Supported Test and Production Engineering by providing testbenchs and VCD files
• Designed digital and analog circuits for global projects• Worked collaboratively with multi site teams• Certified hardware under European standards (CENELEC)
• Designed digital hardware circuits for remote sensing applications• Developed Linux device drivers for digital hardware applied in Radar System• Administered and maintained local area networks (LAN)
• Developed complete life-cycle (project, design, prototype’s debugging and adjusts) of a 16-QAM MDP (modulator-demodulator processor)• Designed a fully digital QAM Modulator in Programmable Logic (FPGA)• Extensive use of programmable devices (FPGAs and EPLDs) from different vendors for digital radio circuitry.• Design of analogical circuitry, e.g. oscillators, low-noise amplifiers, I.F. Stages for Radio Products• Use of DSPs (Texas Inst. And Analog Devices) including its tools for programming and debugging• Applied digital signal processing (DSP) techniques into Radio circuits, filters (multi-rate, SRRC) and equalizers (LMS)• Validated DSP algorithms using C and finite precision libraries
Other employees you can reach at elsys.com.br. View company contacts for 504 employees →
Claudemir Valente
Colleague at ElsysManaus, Amazonas, Brazil
View →
KM
Kacyumara Machado De Brito
Colleague at ElsysGreater Campinas, Brazil
View →
LG
Luciana Gouvea
Colleague at ElsysCampinas, São Paulo, Brazil
View →
OJ
Olimpio Junior
Colleague at ElsysValinhos, São Paulo, Brazil
View →
FM
Fernanda Mazzo
Colleague at ElsysCampinas, São Paulo, Brazil
View →
JD
Jose Daniel De Barros Moreira
Colleague at ElsysJerônimo Monteiro, Espírito Santo, Brazil
View →
JD
Janete De Souza Santana
Colleague at ElsysManaus, Amazonas, Brazil
View →
IC
Inae Carmelina Bertuola
Colleague at ElsysCampinas, São Paulo, Brazil
View →
BM
Beatriz Menegassi
Colleague at ElsysCampinas, São Paulo, Brazil
View →
MF
Maria Fernanda Brandão
Colleague at ElsysManaus, Amazonas, Brazil
View →
Quick answers generated from the profile data available on this page.
Flávio Silva works for Elsys.
Flávio Silva is listed as Open Innovation | Entrepreneurship | Technical Leader | ASIC Design and Verification | VLSI | IC | Tech trends | HW at Elsys.
Flávio Silva is based in Campinas, São Paulo, Brazil while working with Elsys.
Flávio Silva has worked for Elsys, Idea! Electronic Systems, Autônomo, Padtec S/A, and Cpqd - Centro De Pesquisa E Desenvolvimento Em Telecomunicações.
Flávio Silva's colleagues at Elsys include Claudemir Valente, Kacyumara Machado De Brito, Luciana Gouvea, Olimpio Junior, and Fernanda Mazzo.
You can use AeroLeads to view verified contact signals for Flávio Silva at Elsys, including work email, phone, and LinkedIn data when available.
Flávio Silva holds Msc, Digital Signal Processing from Universidade Estadual De Campinas.
Flávio Silva is listed with skills including Asic, Soc, Verilog, Functional Verification, Testing, Fpga, Integrated Circuit Design, and Ic.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the Flávio Silva you were looking for.