Mixed Signal Design Verification Engineer
CurrentPre-Si verification in a mixed OVM/UVM environment, transitioning to fully UVM.Verify training algorithms using constrained randomization, checker sequences (directed tests if needed), and assertions.Verify datapath using monitors, scoreboards, checkers, and assertions.Mixed-signal verification using VCS XA.Schematic (SPICE) vs RTL checking for behavioral.