Stefan Rusu

Stefan Rusu Email and Phone Number

Senior Director @ TSMC
Sunnyvale, CA, US
Stefan Rusu's Location
Sunnyvale, California, United States, United States
Stefan Rusu's Contact Details

Stefan Rusu personal email

n/a

Stefan Rusu phone numbers

About Stefan Rusu

33 years experience in VLSI design and circuit technology development with special focus on server processors. Drove the implementation of multiple cost and power reduction initiatives, as well as package-level integration.IEEE Fellow since 2007 for "contributions to high performance microprocessor circuit technologies" 50 US patents issued, 95 papers and presentations in IEEE forums.

Stefan Rusu's Current Company Details
TSMC

Tsmc

View
Senior Director
Sunnyvale, CA, US
Website:
tsmc.com
Employees:
23504
Stefan Rusu Work Experience Details
  • Tsmc
    Senior Director
    Tsmc
    Sunnyvale, Ca, Us
  • Universal Chiplet Interconnect Express (Ucie)
    Member Board Of Directors
    Universal Chiplet Interconnect Express (Ucie) Jun 2022 - Present
  • Tsmc
    Senior Director
    Tsmc Jul 2015 - Present
    Hsinchu, Taiwan, Tw
  • Intel
    Sr. Principal Engineer
    Intel Mar 1996 - Jul 2015
    Santa Clara, California, Us
    Led the technology and special circuits team for server processors:- Skylake server (14nm Xeon) - led the technology and clock distribution team- Ivytown (22nm Xeon) – led clock & power distribution, package interface, DDR I/O circuits team- Beckton (45nm Xeon) – responsible for clock distribution, power delivery, serial link circuits, leakage reduction activities- Tulsa (65nm Xeon) – led clock distribution, package interface, I/O circuits, leakage reduction- Madison (130nm Itanium) – drove clocking activities, packaging, floorplan evaluations for 9M- Merced (180nm Itanium) - clock distribution, power delivery, I/O buffers, package, thermalsRepresented server team in corporate-wide process and package technology developmentKey initiatives and technologies developed:- Proposed a chiplet-based 3D-stacked methodology for modular server processor design with improved yield and lower cost in the 10nm generation- Drove the silicon photonics package-level integration with server processors (2013-2015)- Led the team that delivered the Ivytown 1866 DDR3 and the first VMSE interface at Intel (2012)- Defined the I/O yield recovery for Ivytown processor (2010)- Drove the Ivytown I/O area compression for cost reduction (2010)- Proposed the core and cache yield recovery for servers (2007), proliferated to client processors- Developed the cache leakage shut-off technique (2005)- Headed the working group that developed the Serial VID voltage regulator technology (2004)- Led the Intel-wide leakage reduction working group (2002-2004)- Worked with TCAD to develop the first thermal map at Intel (1997)- Drove the first differential motherboard-level clock distribution at Intel (1996)
  • Philips Semiconductor
    Engineering Manager
    Philips Semiconductor Nov 1994 - Mar 1996
    Interactive TV tiger team - an internal start-up initiative. Led a 10-engineer team on the definition, design and validation of a PCI-based video sampler and scaler processor
  • Sun Microsystems
    Senior Design Engineer
    Sun Microsystems Nov 1988 - Nov 1994
    Owned the standard cell library development, bus interface unit, global clock distribution and power delivery, package design for two generations of SPARC processors. Managed 3 engineers on design and system debug activities.
  • Intel
    Design Engineer
    Intel Jun 1984 - Nov 1988
    Participated in circuit design, floorplan, layout, tape-out and silicon debug for several Ethernet controller projects.

Stefan Rusu Skills

Analog Analog Circuit Design Eda Microprocessors Circuit Design Semiconductors Soc Asic Embedded Systems Vlsi Mixed Signal Ic Cmos Computer Architecture Debugging Processors Verilog Integrated Circuits Very Large Scale Integration Integrated Circuit Design System On A Chip Static Timing Analysis Application Specific Integrated Circuits High Performance Computing Power Management

Stefan Rusu Education Details

  • Polytechnic University, Bucharest, Romania
    Polytechnic University, Bucharest, Romania
    Electrical Engineering

Frequently Asked Questions about Stefan Rusu

What company does Stefan Rusu work for?

Stefan Rusu works for Tsmc

What is Stefan Rusu's role at the current company?

Stefan Rusu's current role is Senior Director.

What is Stefan Rusu's email address?

Stefan Rusu's email address is st****@****tel.com

What is Stefan Rusu's direct phone number?

Stefan Rusu's direct phone number is +140876*****

What schools did Stefan Rusu attend?

Stefan Rusu attended Polytechnic University, Bucharest, Romania.

What skills is Stefan Rusu known for?

Stefan Rusu has skills like Analog, Analog Circuit Design, Eda, Microprocessors, Circuit Design, Semiconductors, Soc, Asic, Embedded Systems, Vlsi, Mixed Signal, Ic.

Who are Stefan Rusu's colleagues?

Stefan Rusu's colleagues are Vivien Cheng, Cheng-Chang Chiang, 陳聿辰, Kareem S, 蔡瑞銘, Chamstein Wu, 林紜彤.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.