Somanshu Agarwal Email & Phone Number
@cadence.com
LinkedIn matched
Who is Somanshu Agarwal? Overview
A concise factual answer block for searchers comparing this professional profile.
Somanshu Agarwal is listed as Principal Software Engineer, Machine Learning at Cadence Design Systems at Cadence Design Systems, based in San Francisco Bay Area, United States. AeroLeads shows a work email signal at cadence.com and a matched LinkedIn profile for Somanshu Agarwal.
Somanshu Agarwal previously worked as Principal Software Engineer at Cadence Design Systems and Lead Software Engineer, Machine Learning at Cadence Design Systems. Somanshu Agarwal holds Mse In Electrical Engineering, Electrical And Electronics Engineering from University Of Pennsylvania.
Email format at Cadence Design Systems
This section adds company-level context without repeating Somanshu Agarwal's masked contact details.
AeroLeads found 1 current-domain work email signal for Somanshu Agarwal. Compare company email patterns before reaching out.
About Somanshu Agarwal
My name is Somanshu Agarwal and I'm currently working as Principal Software Engineer in Cerebrus Machine Learning team. I'm working on the development of an AI tool which runs design exploration using Design Space Optimization(DSO) techniques and LLMs to improve the native EDA tool performances on different customer designs. I have completed Masters of Science in University of Pennsylvania with expertise in Deep Learning and Black Box Optimization.
Listed skills include Analog Circuit Design, Cadence Virtuoso, Mixed Signal, High Speed Serial Circuits, and 8 others.
Somanshu Agarwal's current company
Company context helps verify the profile and gives searchers a useful next step.
Somanshu Agarwal work experience
A career timeline built from the work history available for this profile.
Lead Software Engineer, Machine Learning
1. Collaborated on Cerebrus AI tool development which efficiently explores search space and performs hyper-parameter tuning optimization to improve native EDA tools performances.2. Leading the project for feasibility study of deploying fine tuned LLMs to improve sampling and accelerate search space optimization using state of the art techniques.3. Working on creating the end to end pipeline for analyzing the data metrics provided by native EDA tools of customer runs.
Software Engineer Ii, Machine Learning
1. Collaborated on Cerebrus AI tool development which efficiently explores search space and performs hyper-parameter tuning optimization to improve native EDA tools performances.2. Created an in-house testing infrastructure for testing new features which uses C++/Tcl code structures. The new infrastructure reduced testing time by about 30%.3. Worked on creating infrastructure for reusing the completed runs for further new exploration, reduced TAT by 40%.
Graduate Teaching Assistant
Teaching Assistant for Statistics for Data Science( August-December 2019) and Data Mining (January 2020- May 2020) coursework.
Software R&D Intern
Worked on ICC2 Design Planning enhancement development projects. Worked on Error Browser support for rendering pin violations and feasibility of possible violation checks for better user-interface readability. I also worked on creating a new UI-command for feedthrough creation with netlist modification. My main goals in these projects was to study the previous code databases and create new data structures for these enhancements.
Graduate Teaching Assistant
Application Engineer,Ii
Corporate Application Engineer,I
I'm part of Physical Design Team as Application Engineer. My key responsibilities includes (not limited to):1. Analyzed Back-end flow from Placement to Routing for Hierarchical Designs in IC Compiler II.2. Coordinated with R&D to fix the issues in customer designs of 16/14/10nm technology.3. Worked on projects to have consistency between the Block and the Top-Level constraints for runtime and timing improvement.4. Presentations for customers to introduce with new technologies and how it could improve the designing requirements. 5. On-site support for the customers in case of escalation of designing issues.
Ta Ship
TA's are responsible for clarifying doubts that came during lectures by conducting extra tutorials weekly. TA also facilitate professors by helping in checking answer scripts.
Somanshu Agarwal education
Mse In Electrical Engineering, Electrical And Electronics Engineering
Bachelor'S Degree, Electrical, Electronics And Communications Engineering
H.S.C, Science
S.S.C, Science
Frequently asked questions about Somanshu Agarwal
Quick answers generated from the profile data available on this page.
What company does Somanshu Agarwal work for?
Somanshu Agarwal works for Cadence Design Systems.
What is Somanshu Agarwal's role at Cadence Design Systems?
Somanshu Agarwal is listed as Principal Software Engineer, Machine Learning at Cadence Design Systems at Cadence Design Systems.
What is Somanshu Agarwal's email address?
AeroLeads has found 1 work email signal at @cadence.com for Somanshu Agarwal at Cadence Design Systems.
Where is Somanshu Agarwal based?
Somanshu Agarwal is based in San Francisco Bay Area, United States while working with Cadence Design Systems.
What companies has Somanshu Agarwal worked for?
Somanshu Agarwal has worked for Cadence Design Systems, University Of Pennsylvania, Synopsys Inc, and Iiit Hyderabad.
How can I contact Somanshu Agarwal?
You can use AeroLeads to view verified contact signals for Somanshu Agarwal at Cadence Design Systems, including work email, phone, and LinkedIn data when available.
What schools did Somanshu Agarwal attend?
Somanshu Agarwal holds Mse In Electrical Engineering, Electrical And Electronics Engineering from University Of Pennsylvania.
What skills is Somanshu Agarwal known for?
Somanshu Agarwal is listed with skills including Analog Circuit Design, Cadence Virtuoso, Mixed Signal, High Speed Serial Circuits, Digital Circuit Design, Verilog, Vhdl Ams, and Matlab.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial