Stacia Kwong Email & Phone Number
@latticesemi.com
LinkedIn matched
Who is Stacia Kwong? Overview
A concise factual answer block for searchers comparing this professional profile.
Stacia Kwong is listed as Product Validation and Verification Engineer at Lattice Semiconductor, a with 1453 employees, based in San Francisco Bay Area, United States. AeroLeads shows a work email signal at latticesemi.com and a matched LinkedIn profile for Stacia Kwong.
Stacia Kwong previously worked as Product Validation & Verification Engineer at Lattice Semiconductor and Product Validation Engineer at Lattice Semiconductor. Stacia Kwong holds Bachelor’S Degree, Electrical Engineering from California Polytechnic State University-San Luis Obispo.
Email format at Lattice Semiconductor
This section adds company-level context without repeating Stacia Kwong's masked contact details.
AeroLeads found 1 current-domain work email signal for Stacia Kwong. Compare company email patterns before reaching out.
About Stacia Kwong
Stacia Kwong is a Product Validation and Verification Engineer at Lattice Semiconductor. She possess expertise in c, teamwork, verilog, python, programming and 4 more skills.
Listed skills include C, Teamwork, Verilog, Python, and 5 others.
Stacia Kwong's current company
Company context helps verify the profile and gives searchers a useful next step.
Stacia Kwong work experience
A career timeline built from the work history available for this profile.
Product Validation & Verification Engineer
-Additional verification engineer role to assist in company needs, while also up-keeping validation engineer role responsibilities-Communicated with designers to understand various blocks and ensure optimal verification coverage-Designed and executed test plans to exhaust possible permutations on IP level designs for PLL verification-Created and debugged full chip verification tests-Ownership and development of validation test plans based on specifications, test execution from previous projects, and knowledge from current project verification tests
Product Validation Engineer
-RTL design to develop bitstreams.-Analyzed and reported data, including effects of additional noise factors.-Ownership of tasks across multiple projects.-Multitasking and prioritization based on company's goals and timelines.-Trained and delegated tasks to new engineers.
Rotation Engineer
Product Validation Engineering Rotation-Identified necessary test cases to cover defined target specifications.-Prepared test case patterns.-Developed automation scripts to test product functions and characteristics.Design Engineer Rotation-Efficiently designed block to decrease usage of IP and area on chip.-Provided input for optimization of circuits.
Product Validation Engineer Intern
-Tested new product to determine if the product meets specifications.-Analyzed test results to further understand how the product was performing.-Identified issues in existing automation script.-Optimized automation script for more efficient usability.
Product Validation Engineer Intern
-Learned two new programming languages. -Created automation scripts. -Tested and debugged new product by analyzing and comparing the simulation and bench results.
Colleagues at Lattice Semiconductor
Other employees you can reach at latticesemi.com. View company contacts for 1453 employees →
Alfredo Julian Cruz
Colleague at Lattice SemiconductorCentral Luzon, Philippines
View →
JC
June Chua
Colleague at Lattice SemiconductorSingapore
View →
SH
Steve Hossner
Colleague at Lattice SemiconductorHillsboro, Oregon, United States
View →
SK
Shawn Khoo
Colleague at Lattice SemiconductorBayan Lepas, Penang, Malaysia
View →
CM
Christian Michel
Colleague at Lattice SemiconductorGreater Munich Metropolitan Area, Germany
View →
XY
Xiaoxing Yuan
Colleague at Lattice SemiconductorXuhui District, Shanghai, China
View →
JL
Joseph Lee
Colleague at Lattice SemiconductorSeoul, South Korea, Korea, Republic Of
View →
MT
Money Tiger
Colleague at Lattice SemiconductorChangning District, Shanghai, China
View →
JZ
Josie Zhu
Colleague at Lattice SemiconductorShanghai, China
View →
RM
Robin Magnaye
Colleague at Lattice SemiconductorTanauan, Calabarzon, Philippines
View →
Stacia Kwong education
Bachelor’S Degree, Electrical Engineering
High School Diploma
Frequently asked questions about Stacia Kwong
Quick answers generated from the profile data available on this page.
What company does Stacia Kwong work for?
Stacia Kwong works for Lattice Semiconductor.
What is Stacia Kwong's role at Lattice Semiconductor?
Stacia Kwong is listed as Product Validation and Verification Engineer at Lattice Semiconductor.
What is Stacia Kwong's email address?
AeroLeads has found 1 work email signal at @latticesemi.com for Stacia Kwong at Lattice Semiconductor.
Where is Stacia Kwong based?
Stacia Kwong is based in San Francisco Bay Area, United States while working with Lattice Semiconductor.
What companies has Stacia Kwong worked for?
Stacia Kwong has worked for Lattice Semiconductor.
Who are Stacia Kwong's colleagues at Lattice Semiconductor?
Stacia Kwong's colleagues at Lattice Semiconductor include Alfredo Julian Cruz, June Chua, Steve Hossner, Shawn Khoo, and Christian Michel.
How can I contact Stacia Kwong?
You can use AeroLeads to view verified contact signals for Stacia Kwong at Lattice Semiconductor, including work email, phone, and LinkedIn data when available.
What schools did Stacia Kwong attend?
Stacia Kwong holds Bachelor’S Degree, Electrical Engineering from California Polytechnic State University-San Luis Obispo.
What skills is Stacia Kwong known for?
Stacia Kwong is listed with skills including C, Teamwork, Verilog, Python, Programming, Microsoft Excel, Social Media, and Microsoft Word.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial