Founder || Senior Hardware Design Engineer
CurrentAttending networking events Researching Industry Leaders Tracking Industry Trends Participating in Industry Discussions
Please complete the CAPTCHA to continue
@qualcomm.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Stephen Peng is listed as Senior Hardware Engineer at Qualcomm, San Diego at Leaders in Senior Hardware Design Engineering in Greater Saratoga Area, based in San Diego, California, United States. AeroLeads shows a work email signal at qualcomm.com and a matched LinkedIn profile for Stephen Peng.
Stephen Peng previously worked as Founder || Senior Hardware Design Engineer at Leaders In Senior Hardware Design Engineering In Greater Saratoga Area and Sr. Hardware Design Engineer at Qualcomm. Stephen Peng holds Master'S Degree, Electrical And Electronics Engineering, 3.8 from Arizona State University.
This section adds company-level context without repeating Stephen Peng's masked contact details.
AeroLeads found 1 current-domain work email signal for Stephen Peng. Compare company email patterns before reaching out.
Senior Hardware Design Engineer LION – LinkedIn Open Networker*************** Recruiters, HR Managers, Hiring Managers connect with me to get access to my network deep in industry leadership. ***************SENIOR HARDWARE DESIGN ENGINEERLead projects from Architecture to ProductionLead multiple cross-functional teams to achieve goals, using consultative style to problem-solving. Strong interpersonal and communication skills and friendly personality motivate associates to reach full potential. Creative, results-oriented and adaptive in meeting project deadlines with hands-on approach.Areas of Expertise:Hardware Architecture | High-Speed Board Design| DC/DC Switching Power Design | LDO Power Design | Static Timing Analysis | PCIe | DDR3/DDR4| Signal and Power Integrity | Board Layout Supervision | Proto Type Bring Up | EE Fundamentals |.
Listed skills include Design Lead, Hardware Architecture, Design Process, Schedule Control, and 30 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Attending networking events Researching Industry Leaders Tracking Industry Trends Participating in Industry Discussions
San Diego
• DDR3, DDR4, PCIE Gen3, Gigabit Ethernet, SATA, SAS, SD/eMMc, UART, USB, JTAG, I2C/SMBus, SPI, SPMI, GPIO, DAC, ADC, LDO, DC/DC Power Supplies, Embedded Power Management, Thermal Management, PCIE hot-Plug, …etc. • Managed complex PCB layouts that meet high-speed design parameters.
Santa Clara, California
Designed Intel CPU and Chipset validation boards including High speed CPU boards, DDR3/DDR4 Memory controller boards, PCIE I/O boards, South Bridge Legacy I/O boards. All boards are with impedance controlled high speed serial interfaces and parallel interface, high density, high layer counts (up to 26), analog/digital mixed signals and industrial pioneer technologies that set standards for the computer industry. Job functions and accomplishments:• Validated 4 CPUs and 8 Chipsets to reach Intel PRQ (Product Requirement Quality) • Worked with validation system users to collect requirements. • Architected system and implemented board designs as per customer requirements.• Designed boards with Cadence Concept and Mentor schematic capture tools.• Worked with FPGA engineer to define I/O pin function, power up/down sequence and timing requirements.• Worked with Signal Integrity Engineer, Power Integrity Engineer, Mechanical Engineer, Thermal Engineer, and Part Procurement Team throughout the design phases.• Defined PCB layer stack up and material that can meet design goals.• Managed PCB layout to achieve clean power delivery and signal integrity.• Led design team in design review throughout the design phases.• Worked with Assembly House on DFM, DFT requirements for the board layout design• Debugged, troubleshot and brought up prototype board designs.
Quick answers generated from the profile data available on this page.
Stephen Peng works for Leaders in Senior Hardware Design Engineering in Greater Saratoga Area.
Stephen Peng is listed as Senior Hardware Engineer at Qualcomm, San Diego at Leaders in Senior Hardware Design Engineering in Greater Saratoga Area.
AeroLeads has found 1 work email signal at @qualcomm.com for Stephen Peng at Leaders in Senior Hardware Design Engineering in Greater Saratoga Area.
Stephen Peng is based in San Diego, California, United States while working with Leaders in Senior Hardware Design Engineering in Greater Saratoga Area.
Stephen Peng has worked for Leaders In Senior Hardware Design Engineering In Greater Saratoga Area, Qualcomm, and Intel Corporation.
You can use AeroLeads to view verified contact signals for Stephen Peng at Leaders in Senior Hardware Design Engineering in Greater Saratoga Area, including work email, phone, and LinkedIn data when available.
Stephen Peng holds Master'S Degree, Electrical And Electronics Engineering, 3.8 from Arizona State University.
Stephen Peng is listed with skills including Design Lead, Hardware Architecture, Design Process, Schedule Control, High Speed Pcb Design, Schematic Capture, Layout Supervision, and Signal Integrity.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the Stephen Peng you were looking for.