Cmos Drc Cadence Virtuoso Mixed Signal Lvs Perl Physical Verification Ic C Vlsi Eda Analog Analog Circuit Design Asic Vhdl Soc Cadence Virtuoso Physical Design Fpga Semiconductors Assembly Language Pcb Design Microprocessors Systemverilog Floorplanning Primetime Debugging Parasitic Extraction Serdes Static Timing Analysis Tcl Modelsim Integrated Circuit Design Circuit Design Pll Simulations Functional Verification Timing Closure Rtl Design Spectre Power Management Bicmos Cad Tools Low Power Design Rtl Coding Analog Circuit Cadence Skill Sram Spice