Sudhir Shetty Email & Phone Number

Hands-on Engineering leader and RTL IP design Engineer with 20+years of experience in roles involving overlap of Technical , Project Management , Talent Management and Leadership . The hardware design experience spans various design IPs of the Memory Subsystem (Memory PHY [LPDDR5X/GDDR6] and Memory Controller) and Serdes Subsystem (Serdes PHY [PCIE-GEN3] , PCS and higher layers of MAC,DL and TL layers). In addition, the early career experience in software development of developing enterprise level Distributed Banking Software imbibed a strong sense of design thinking , object oriented concepts ,various software architectures, system understanding and also helped gain knowledge of financial and accounting principles. Multiple experience of building and nurturing new RTL and Firmware design teams and leading new product development from concept to silicon : --People oriented , hands-on leadership - Passionate about mentoring and coaching engineers to fully realize one’s inherent potential and foster professional growth and development. --Process oriented - strong focus on quality designs with modularity , scalability and maintainability - Driving technical excellence and design quality by introducing design methodologies and best practices. --Frontend Architecture and Microarchitecture development --RTL design implementation and Functional Verification. --Experience of conceptualizing and developing Microcontroller based Hardware-Firmware co-design. --Experience of designing for Automotive Safety requirements. --Extensive depth in Design constraints development (SDC) and Timing Analysis and preempt physical design challenges. --Experience of collaborating closely with the cross-functional teams of Functional Verification, Mixed-signal Custom and Analog Design , DFT and Physical Design.--Experience of developing configurable IPs targeted for Personal Computing, Datacenter/Servers, Mobile and Automotive optimized for performance, power and area. --Manage project scoping and milestones, resource allocation and oversee execution to realize and lead time-to-market opportunity. --Talent and Growth management. --Supporting pre-sales customer engagements and post-sales customer enablement.

Listed skills include Verilog, Asic, Rtl Design, Systemverilog, and 7 others.

• 

  Visvesvaraya Technological University

  Microelectronics