Python Verilog C C++ Microsoft Word Automatic Test Pattern Generation Scan Insertion Research Very Large Scale Integration Shell Scripting Linux Embedded Systems Simulink Microsoft Powerpoint Unix Teaching Leadership Dft Compiler Dft Digital Designs Cadence Virtuoso Xilinx Ise Modelsim Open Cv Tessent Scan Joint Test Action Group Computer Architecture Static Timing Analysis Vim Tessent Testkompress Fastscan Semiconductors Powerpoint English Microsoft Office Simulink Basics Cadence Keil U Vision Matlab Engineering Vlsi