Tanay Srivastava
AeroLeads people directory · profile

Tanay Srivastava Email & Phone Number

Product Validation Engineer II at Cadence | Co-Op/Intern Exempt at AMD | M.Tech in VLSI from IIT Mandi | B.Tech in ECE from JUET Guna at Cadence Design Systems
Location: Noida, Uttar Pradesh, India 4 work roles 4 schools
LinkedIn matched
✓ Verified August 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Product Validation Engineer II at Cadence | Co-Op/Intern Exempt at AMD | M.Tech in VLSI from IIT Mandi | B.Tech in ECE from JUET Guna
Location
Noida, Uttar Pradesh, India
Company size

Who is Tanay Srivastava? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Tanay Srivastava is listed as Product Validation Engineer II at Cadence | Co-Op/Intern Exempt at AMD | M.Tech in VLSI from IIT Mandi | B.Tech in ECE from JUET Guna at Cadence Design Systems, a with 10 employees, based in Noida, Uttar Pradesh, India. AeroLeads shows a matched LinkedIn profile for Tanay Srivastava.

Tanay Srivastava previously worked as Product Validation Engineer II at Cadence Design Systems and Intern-Product Validation at Cadence Design Systems. Tanay Srivastava holds Master Of Technology - Mtech, Vlsi, 8.16 from Indian Institute Of Technology, Mandi.

Company email context

Email format at Cadence Design Systems

This section adds company-level context without repeating Tanay Srivastava's masked contact details.

Cadence Design Systems

Review company-level records connected to Tanay Srivastava before choosing the right outreach path.

Profile bio

About Tanay Srivastava

As a VLSI enthusiast with a Master's degree in VLSI from IIT Mandi, I have a strong passion for learning and applying cutting-edge technologies in the field of VLSI. I have completed my Master's degree in June 2023, with a focus on circuit design and verification using Xilinx Vivado and Synopsys tools.I have also gained valuable industry exposure and hands-on experience as a Co-Op/Intern Exempt at AMD from Oct 2022 to Jul 2023, where I was responsible for functional validation of MRMAC TRD, a multi-rate MAC transceiver design. I worked with a diverse and collaborative team of engineers and researchers, and contributed to the testing and debugging of the design . My goal is to work in a challenging and dynamic environment, where I can enhance my professional skills and career growth, while supporting the vision and mission of the organization. I am eager to work with a diverse group of people, and leverage my circuit design skills, analytical abilities, and problem-solving aptitude to deliver high-quality solutions and outcomes.

Current workplace

Tanay Srivastava's current company

Company context helps verify the profile and gives searchers a useful next step.

Cadence Design Systems
Cadence Design Systems
Product Validation Engineer II at Cadence | Co-Op/Intern Exempt at AMD | M.Tech in VLSI from IIT Mandi | B.Tech in ECE from JUET Guna
sweden
Website
Employees
10
AeroLeads page
4 roles

Tanay Srivastava work experience

A career timeline built from the work history available for this profile.

Product Validation Engineer Ii

Current

Noida, Uttar Pradesh, India

Oct 2024 - Present

Co-Op/Intern Exempt

Amd

Hyderabad, Telangana, India

Responsible for Functional Validation of MRMAC TRD.

Oct 2022 - Jul 2023

Summer Trainee

Lucknow Area, India

This internship involved the familiarisation of the components and equipments being used in the Indian Railways today and introduction to the new cutting edge technologies that the India Railways is working on and is being tested in RDSO, Manak Nagar facility. Some basic experiments were also performed by us in the RDSO facility related to optical communication.

Jun 2018 - Jul 2018
Team & coworkers

Colleagues at Cadence Design Systems

Other employees you can reach at cadence.se. View company contacts for 10 employees →

4 education records

Tanay Srivastava education

High School, Science, 74.60%

Ryan International School
FAQ

Frequently asked questions about Tanay Srivastava

Quick answers generated from the profile data available on this page.

What company does Tanay Srivastava work for?

Tanay Srivastava works for Cadence Design Systems.

What is Tanay Srivastava's role at Cadence Design Systems?

Tanay Srivastava is listed as Product Validation Engineer II at Cadence | Co-Op/Intern Exempt at AMD | M.Tech in VLSI from IIT Mandi | B.Tech in ECE from JUET Guna at Cadence Design Systems.

Where is Tanay Srivastava based?

Tanay Srivastava is based in Noida, Uttar Pradesh, India while working with Cadence Design Systems.

What companies has Tanay Srivastava worked for?

Tanay Srivastava has worked for Cadence Design Systems, Amd, and Research Design And Standards Organization.

Who are Tanay Srivastava's colleagues at Cadence Design Systems?

Tanay Srivastava's colleagues at Cadence Design Systems include Keshav Yadav, M.Saif Khan, Kartik Pujar, Nand Kishore Pandey, and Sanjeev Garg.

How can I contact Tanay Srivastava?

You can use AeroLeads to view verified contact signals for Tanay Srivastava at Cadence Design Systems, including work email, phone, and LinkedIn data when available.

What schools did Tanay Srivastava attend?

Tanay Srivastava holds Master Of Technology - Mtech, Vlsi, 8.16 from Indian Institute Of Technology, Mandi.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Tanay Srivastava you were looking for.

View similar profiles