Phu T. Nguyen
AeroLeads people directory · profile

Phu T. Nguyen Email & Phone Number

Staff Engineer - Advanced IC substrates at Dynamic Test Solutions
Location: Vietnam, Viet Nam 7 work roles 2 schools
LinkedIn matched
✓ Verified July 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Staff Engineer - Advanced IC substrates
Location
Vietnam, Viet Nam
Company size

Who is Phu T. Nguyen? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Phu T. Nguyen is listed as Staff Engineer - Advanced IC substrates at Dynamic Test Solutions, a with 75 employees, based in Vietnam, Viet Nam. AeroLeads shows a matched LinkedIn profile for Phu T. Nguyen.

Phu T. Nguyen previously worked as Package and Substrate Designer at Ampere and Senior IC Package Designer at Ampere. Phu T. Nguyen holds Master’S Degree from Ho Chi Minh University Of Technology.

Company email context

Email format at Dynamic Test Solutions

This section adds company-level context without repeating Phu T. Nguyen's masked contact details.

Dynamic Test Solutions

Review company-level records connected to Phu T. Nguyen before choosing the right outreach path.

Profile bio

About Phu T. Nguyen

Phu T. Nguyen is a Staff Engineer - Advanced IC substrates at Dynamic Test Solutions.

Current workplace

Phu T. Nguyen's current company

Company context helps verify the profile and gives searchers a useful next step.

Dynamic Test Solutions
Dynamic Test Solutions
Staff Engineer - Advanced IC substrates
Vietnam
Website
Employees
75
AeroLeads page
7 roles

Phu T. Nguyen work experience

A career timeline built from the work history available for this profile.

Package And Substrate Designer

Vietnam

Senior Ic Package Designer

Ho Chi Minh City, Vietnam

Senior Pcb Layout Engineer

Ho Chi Minh City, Vietnam

Senior PCB Layout EngineerMar-2020 - Sep-2021Lead Cisco PCB layout projects, team leader and training new employees. 90% of these boards have 12+ layers and upto 38 layers; 5K to 20K components; 3K to 13K nets DDR4/DDR5, PCIe gen4, PAM4 interface, SGMII, USB2/USB3…etc SAS, SATA3, XAUI, XFP, SFP, SFP+, Backplane  High current density power rails, Back Drilled Technology DFA/DFT/DFM verificationLayout tools: Allegro pcb editor, Cadence Sigrity, CAM350.

Mar 2020 - Sep 2021

Senior Pcb Layout Engineer

Vietnam

Senior PCB Layout Engineer/ 3D designer – Thermal simulation designer2016 - 2020(The server SoC business of AMCC was acquired in 2017 by Ampere) Perform layout and routing studies for layout team and package team.  Place and route complex, high speed, multi-layer PKG Substrate and PCB’s including trace length adjustment, GND shielding, verification, etc. Interface with PKG Substrate/PCB layoutgineer to setup design constraints and for BGA pinmap optimization. Completed the EVT/DVT boards for X-Gene 3 and Ampere Altra 64-Bit Multi-Core Arm Processor. Provide design solutions, improvements in manufacturability and reduced time to market. Worked closely with the Mechanical team, SI team and package team to support them on some internal projects.Layout tools: Allegro pcb editor, Allegro Package designer, Cadence Sigrity (PowerSI, PowerDC), Ansys HFSS, HyperlynxSolidwork 3D, Solidwork flow simulation, Viewmate.

Feb 2018 - Mar 2020

Pcb Design Engineer

Vietnam

Senior PCB Layout Engineer/ 3D designer – Thermal simulation designer2016 - 2020(The server SoC business of AMCC was acquired in 2017 by Ampere) Perform layout and routing studies for layout team and package team.  Place and route complex, high speed, multi-layer PKG Substrate and PCB’s including trace length adjustment, GND shielding, verification, etc. Interface with PKG Substrate/PCB layoutgineer to setup design constraints and for BGA pinmap optimization. Completed the EVT/DVT boards for X-Gene 3 and Ampere Altra 64-Bit Multi-Core Arm Processor. Provide design solutions, improvements in manufacturability and reduced time to market. Worked closely with the Mechanical team, SI team and package team to support them on some internal projects.Layout tools: Allegro pcb editor, Allegro Package designer, Cadence Sigrity (PowerSI, PowerDC), Ansys HFSS, HyperlynxSolidwork 3D, Solidwork flow simulation, Viewmate.

Sep 2016 - Jan 2018

Pcb Layout Designer

Viet Nam

PCB LAYOUT DESIGNER2011 - 20152011: Be trained in all specifications of PCB layout design.2013 - 2015: Lead a group 5 members in storage system layout design boards and Intel server boards.My background in PCB layout are: Structure of multi-layer (4 layer, 6 layer, 8 layer, 12 layer...). EMI/EMC problems for PCB design. Signal Integrity (impedance, length matching, shielding GND…). Skills of routing for USB, DDR3/4, Sata2/3, PCIE Gen3… Power plane cutting.

Apr 2011 - Apr 2015
2 education records

Phu T. Nguyen education

FAQ

Frequently asked questions about Phu T. Nguyen

Quick answers generated from the profile data available on this page.

What company does Phu T. Nguyen work for?

Phu T. Nguyen works for Dynamic Test Solutions.

What is Phu T. Nguyen's role at Dynamic Test Solutions?

Phu T. Nguyen is listed as Staff Engineer - Advanced IC substrates at Dynamic Test Solutions.

Where is Phu T. Nguyen based?

Phu T. Nguyen is based in Vietnam, Viet Nam while working with Dynamic Test Solutions.

What companies has Phu T. Nguyen worked for?

Phu T. Nguyen has worked for Dynamic Test Solutions, Ampere, Ptec Solutions Inc., Appliedmicro, and Fujitsu.

How can I contact Phu T. Nguyen?

You can use AeroLeads to view verified contact signals for Phu T. Nguyen at Dynamic Test Solutions, including work email, phone, and LinkedIn data when available.

What schools did Phu T. Nguyen attend?

Phu T. Nguyen holds Master’S Degree from Ho Chi Minh University Of Technology.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.