AeroLeads people directory · profile

Tirumale K (Tk) Ramesh, Ph.D. Email & Phone Number

Patent Examiner, Computer Engineering, Artificial Intelligence (AI) Art Unit at United States Patent and Trademark Office (USPTO) at USPTO
Location: Alexandria, Virginia, United States 22 work roles 4 schools
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 100%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
USPTO
Role
Patent Examiner, Computer Engineering, Artificial Intelligence (AI) Art Unit at United States Patent and Trademark Office (USPTO)
Location
Alexandria, Virginia, United States
Company size
7213 employees

Who is Tirumale K (Tk) Ramesh, Ph.D.? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Tirumale K (Tk) Ramesh, Ph.D. is listed as Patent Examiner, Computer Engineering, Artificial Intelligence (AI) Art Unit at United States Patent and Trademark Office (USPTO) at USPTO, a company with 7213 employees, based in Alexandria, Virginia, United States. AeroLeads shows a matched LinkedIn profile for Tirumale K (Tk) Ramesh, Ph.D..

Tirumale K (Tk) Ramesh, Ph.D. previously worked as Patent Examiner, Computer Engineering, AI Art Unit, United States Patent and Trademark Office at Uspto and Accelerated Computing Research and Machine Learning for Heterogeneous Computing Characterization at Jackson State University. Tirumale K (Tk) Ramesh, Ph.D. holds Ph.D. In Computer Engineering from Oakland University.

Company email context

Email format at USPTO

This section adds company-level context without repeating Tirumale K (Tk) Ramesh, Ph.D.'s masked contact details.

USPTO

Review company-level records connected to Tirumale K (Tk) Ramesh, Ph.D. before choosing the right outreach path.

View email format View company profile Management contacts
Profile bio

About Tirumale K (Tk) Ramesh, Ph.D.

As a patent examiner in the Artificial Intelligence Art unit of the United States Patent and Trademark Office (USPTO), I conduct prior art search and use specialized technical knowledge in the subject matter to evaluate claimed inventions in compliance to USC 35 statutory codes.Over 40 years of combined experience in computer engineering, VLSI, Embedded Systems, AI with expertise in computer architecture and silicon solutions. Worked at major US industries in senior technical position roles in these areas and served in academia in US and India. Has record of IEEE conference and journal publications that include a publication on machine learning based heterogenous computing architecture synthesis. Has provided extensive IEEE leadership services. Has a record of issued US and foreign patents with over 300 Google Scholar patent citations since 2018.From support of professional peers, nominated to IEEE Fellow in 2009 and nominated to US Presidential Innovation Fellow for Cyber-Physical Systems in 2013 to support WH Office of S&T.

Listed skills include Modeling And Simulation, Distributed Systems, Computer Architecture, Systems Engineering, and 18 others.

Current workplace

Tirumale K (Tk) Ramesh, Ph.D.'s current company

Company context helps verify the profile and gives searchers a useful next step.

USPTO
Uspto
Patent Examiner, Computer Engineering, Artificial Intelligence (AI) Art Unit at United States Patent and Trademark Office (USPTO)
alexandria, virginia, united states
Website
uspto.gov
Employees
7213
AeroLeads page
Company profile
View company profile Email format
22 roles · 40 years

Tirumale K (Tk) Ramesh, Ph.D. work experience

A career timeline built from the work history available for this profile.

Patent Examiner, Computer Engineering, Ai Art Unit, United States Patent And Trademark Office

Current
Uspto

Alexandria, Virginia, United States

May 2022 - Present

Accelerated Computing Research And Machine Learning For Heterogeneous Computing Characterization

Jackson State University

Remote Support (off campus)

Apr 2018 - Apr 2022

Senior Lead Cybersecurity Architect For Embedded Systems

Booz Allen Hamilton

Washington D.C. Metro Area

May 2017 - Mar 2018

Senior Research Associate, Ai Computing, Machine Learning And Reconfigurable Computing

Jackson State University

Jackson, Mississippi Area

Jan 2016 - Apr 2017

Senior Professor Of Computer Engineering, Graduate Teaching/Research, Amrita University, Bangalore

Amrita Vishwa Vidyapeetham

Bangalore Campus, India

Jun 2013 - May 2015

Chief Microelectronics Architect, Dod Support For Microelectronics Security And Trust

Decisive Analytics Corporation

Washington D.C. Metro Area

Mar 2012 - May 2013

Boeing Tech Fellow For Advanced Computing(In Par Technical Director)

Boeing

Arlington, VA

Jul 2003 - Feb 2013

Founding Deputy Chief Editor, Boeing Technical Journal (Btj)

Boeing

Washington D.C. Metro Area

Jan 2010 - Mar 2012

Member, Boeing Enterprise High Performance Computing Council

Boeing

Remote Support

2010 - 2012 ~2 yrs

Chief Engineer In Advanced Engineering, High Performance Server Systems

Gateway

South Dakota, United States

Aug 2002 - Jun 2003

Senior Group Engineer, Missile Launching Electronics Systems And Technical Lead For Mcp

Lockheed Martin

Washington DC-Baltimore Area

May 1998 - Mar 2000

Distinghished Professor Of Electrical & Computer Engineering (Tenured, Final Rank)

Saginaw Valley State University

Saginaw, Michigan Area

Aug 1984 - Apr 1998

High Performance Computing (Hpc) Consultant, Epa Earth Vision Project

Saginaw Valley State University

EPA Supercomputing Center, Bay City, MI

1992 - 1994 ~2 yrs

Automotive Embedded Systems Design Consultant, Four Wheel Steer, Advanced Product Engineering

Delphi

Saginaw, Michigan Area

1986 - 1989 ~3 yrs

Graduate Research Assistant/Associate, Vlsi Darpa Research, Microelectronics Research Center

Mississippi State University

Starkville, MS

Aug 1981 - Aug 1984

Scientist And Engineer, Control Systems Group, Spacecraft Attitude Control Electronics Design

Isro Satellite Centre

Bangalore, India

Jul 1977 - Jan 1981

Project Assistant, Dept. Of Aerospace Engineering, Wind Tunnel Motor Control Electronics Design

Indian Institute Of Science (Iisc)

Bangalore Urban, Karnataka, India

Dec 1975 - Jun 1977
Team & coworkers

Colleagues at USPTO

Other employees you can reach at uspto.gov. View company contacts for 7213 employees →

BA Brenda Aka (Pokey) Gray Brenda Aka (Pokey) Gray Colleague at Uspto Waldorf, Maryland, United States, United States View → ST Sophia Taylor Sophia Taylor Colleague at Uspto Nashville, Tennessee, United States, United States View → MS Michael Silva Michael Silva Colleague at Uspto Washington DC-Baltimore Area, United States View → K( Kay (Koorosh) Nehchiri Kay (Koorosh) Nehchiri Colleague at Uspto San Jose, California, United States, United States View → DW Drew Wang Drew Wang Colleague at Uspto Potomac, Maryland, United States, United States View → KF Kathleen Farrell Kathleen Farrell Colleague at Uspto Spokane, Washington, United States, United States View → JR Jessee Roe Jessee Roe Colleague at Uspto New Alexandria, Virginia, United States, United States View → CM Christina Mcclure Christina Mcclure Colleague at Uspto Jenison, Michigan, United States, United States View → JS Jason Shanske Jason Shanske Colleague at Uspto New Alexandria, Virginia, United States, United States View → JW Jolie Washington Jolie Washington Colleague at Uspto Upper Marlboro, Maryland, United States, United States View →
4 education records

Tirumale K (Tk) Ramesh, Ph.D. education

Education record

Missouri University Of Science And Technology College Of Engineering And Compuing
FAQ

Frequently asked questions about Tirumale K (Tk) Ramesh, Ph.D.

Quick answers generated from the profile data available on this page.

What company does Tirumale K (Tk) Ramesh, Ph.D. work for?

Tirumale K (Tk) Ramesh, Ph.D. works for USPTO.

What is Tirumale K (Tk) Ramesh, Ph.D.'s role at USPTO?

Tirumale K (Tk) Ramesh, Ph.D. is listed as Patent Examiner, Computer Engineering, Artificial Intelligence (AI) Art Unit at United States Patent and Trademark Office (USPTO) at USPTO.

Where is Tirumale K (Tk) Ramesh, Ph.D. based?

Tirumale K (Tk) Ramesh, Ph.D. is based in Alexandria, Virginia, United States while working with USPTO.

What companies has Tirumale K (Tk) Ramesh, Ph.D. worked for?

Tirumale K (Tk) Ramesh, Ph.D. has worked for Uspto, Jackson State University, Booz Allen Hamilton, Amrita Vishwa Vidyapeetham, and Decisive Analytics Corporation.

Who are Tirumale K (Tk) Ramesh, Ph.D.'s colleagues at USPTO?

Tirumale K (Tk) Ramesh, Ph.D.'s colleagues at USPTO include Brenda Aka (Pokey) Gray, Sophia Taylor, Michael Silva, Kay (Koorosh) Nehchiri, and Drew Wang.

How can I contact Tirumale K (Tk) Ramesh, Ph.D.?

You can use AeroLeads to view verified contact signals for Tirumale K (Tk) Ramesh, Ph.D. at USPTO, including work email, phone, and LinkedIn data when available.

What schools did Tirumale K (Tk) Ramesh, Ph.D. attend?

Tirumale K (Tk) Ramesh, Ph.D. holds Ph.D. In Computer Engineering from Oakland University.

What skills is Tirumale K (Tk) Ramesh, Ph.D. known for?

Tirumale K (Tk) Ramesh, Ph.D. is listed with skills including Modeling And Simulation, Distributed Systems, Computer Architecture, Systems Engineering, Cyber Physical Systems, Cuda, Asic, and Vlsi.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.