Daniel Kho, Smieee personal email
- Valid
- Valid
Products:* Video Processor* Secure Systems* Communications Systems* SoC, NoC, Computing, and Interface Controllers* Motion Control & RoboticsServices:* Digital signal processing, digital image processing, video processing, digital control, digital communications.* Hardware-based servo control of marine and vehicular control surfaces, with sensor feedback for automatic error correction.* Integration and test of cores for imaging, servo control, and communications systems.* Expert design, verification, and consulting services for FPGA and ASIC, using leading-edge design and verification languages, tools, and techniques.* Architecture definition & review, methodology definition & review, VHDL code / design review, custom design & verification.* Technical trainings in VHDL, OS-VVM, Verilog, SystemVerilog, and UVM.Core specialties:* VHDL, PSL* Transaction-based design, VHDL Interfaces, Bus functional modelling (BFM)* Transaction-based verification (TBV)* Assertion-based verification (ABV)* OS-VVM* Coverage-driven constrained-random verification (OSVVM intelligent coverage)* Digital signal processing: modelling and implementationExperience Summary:- Spent most of my past 22+ years experience working on VHDL design and test.- Grew a small sole proprietorship in 2012 to a private limited company with no investor funding.- Grew number of patents from zero to 4 since establishment of private limited company.- Contributed to 2 VHDL standards: VHDL-2008 and VHDL-2019.- Designed, deployed, and trained VHDL, SystemVerilog, OS-VVM, OVM/UVM testbenches since 2013.- Defined chip microarchitectures, written design specifications and technical documents.- Designed and verified 2 custom RISC processors targeting FPGAs.- Designed and verified standard digital protocol blocks (I2C, SMBUS, SPI, AXI).- Modelled and/or implemented DSP designs (precision servo, digital filters) with VHDL and Matlab.- Familiar with wireless basestation communications protocols such as CPRI and OBSAI.- Designed and validated on-chip instrumentation (multi-channel programmable pattern generator).- Designed and hardware-verified BFMs and TLMs/transactors for simulation and synthesis.- Designed assertions-based (ABV) testbenches with VHDL and PSL.- Designed transaction-based testbenches/BiSTs with VHDL record types and VHDL procedures.- Written smart testbenches using intelligent coverage techniques (coverage-driven constrained-random verification) based on OS-VVM technology.- Trained engineers and students in digital logic, communications, and DSP.
-
Founder And CtoLogikhaus Sdn. Bhd.Singapore
-
Founder & CtoLogikhaus Sdn. Bhd. Feb 2019 - PresentMukim 18 Tanjung Tokong, Penang, My- Chief Architect, Digital and AMS Full Chip Design- Architect, Video and Digital Signal Processing- Architect, Serial and Wireless CommunicationsProduct Development------------------------- Led the development of a video processor IP core.- Led the integration of AI core.- Led the development of communications IP cores: FFT, QPSK/QAM, MIPI C-PHY.- Designed and verified SPI interface IP.- Led the development of QSPI interface IP core.- Developed closed-loop servo control system and gyroscope sensor acquisition for marine control surfaces.- Designed and verified pseudorandom number generators, including LFSRs based on Galois field, and Mersenne twister.- Designed and verified a Blowfish cryptographic core.- Developed generic standard cell library for easy porting between FPGA and ASIC.- Modelled, designed, and verified an area-optimised, parameterisable n-order digital FIR filter.- Designed and verified an AXI4-Stream interface IP.- Led the development of AXI4-Lite interface IPs.Design Services------------------------- VHDL RTL design, bus interfaces, RISC processors, custom logic- VHDL scoreboards, interfaces (record ports)- OSVVM constrained random verification (CRV) and functional coverage (FC)- VHDL TLM and BFM, stimuli generators, transaction monitorsClassroom Training----------------------------- Provide dedicated or classroom training for digital design, digital signal processing, digital communications, and digital control.- Participants learn industry-standard languages and methodologies such as VHDL, PSL, OSVVM, SystemVerilog, UVM, bash, csh, Perl, Python, and Tcl. Emphasis on hands-on learning using practical tools such as VCS-MX, Design Compiler, Questa/ModelSim, Vivado, Quartus, Matlab, and Sage.Visit www.logik.haus to find out more, or email me (daniel [dot> kho <at] logik.haus) for a more personal touch.--Daniel Kho @ LogikHausdaniel.kho <at] logik.haus | www.logik.haus | Phone: +65-8832-4546 / +65-8874-0726
-
Business DevelopmentExcelpoint Systems (Pte) Ltd Apr 2023 - Oct 2023Singapore, Singapore, Sg -
Ic Design EngineerNations Innovation Sep 2020 - Mar 2023- Involved in ASIC-FPGA co-design and co-simulation flows.- First to enhance existing ASIC functional simulation flow to support FPGA functional simulations.
-
Architect And CtoTauhop Solutions Apr 2015 - Jan 2019- Responsible as company-wide Lead Engineer for several design service projects.- Responsible as Principal Trainer for technical training programmes.- Provided consulting, training, and design services to customers in areas of FPGA, IC Design, and DSP. Trained digital engineers in VHDL, Verilog, SystemVerilog, and UVM.- Appointed Consultant Trainer to Integrated Circuit Engineering (ICE). Given trainings in SystemVerilog and UVM using Synopsys design and verification tools.- Appointed Consultant engineer to Usains Infotech Sdn. Bhd. Provided training services in VHDL and SystemVerilog using Synopsys tools.- Appointed FPGA design architect for Sophic Automation. -
Senior Member Of The Technical StaffTauhop Solutions Apr 2013 - Mar 2015- Founder of a small sole-proprietorship, Tauhop Solutions.- Responsible as consulting engineer for technical training programmes.- Provided consulting, training, and design services to customers in areas of FPGA, IC Design, and DSP. Trained digital engineers in VHDL, Verilog, SystemVerilog, and UVM.- Appointed FPGA architect for a marine electronics control system project. System-level architecture and microarchitecture planning, definition, design, and verification of industrial marine electronics targeting FPGAs and ASICs. A patent incorporating some of my basic ideas have been filed.- Collaborated with Collaborative Microelectronics Design Excellence Centre (CEDEC), Universiti Sains Malaysia, in developing a hardware-based Blowfish cryptographic system. Several papers have been published.- Certified Train-the-Trainer (HRDF Malaysia) and Certified Professional Trainer (IPMA, UK).
-
Sr. Ii Digital Design EngineerMotorola Solutions Mar 2011 - Mar 2013Chicago, Il, UsNotable accomplishments:- Involved in a mission-critical and safety-critical telecommunications basestation design project.- Bus protocol design: First to introduce synthesisable BFM technique, and VHDL Interfaces (record ports) technique for bus protocol design. Designed bus protocols for AXI, Avalon, and SPI using these VHDL techniques.- DSP: temperature conversion.- Hardware BiST/DFT design. Uses synthesisable BFM technique.- Simulation testbench design: Constrained random verification (CRV) testbench, hierarchical / external names, and assertions-based verification (ABV) using embedded PSL.- SoC design: system-level integration of subsystems interconnected with Avalon, AXI busses. Subsystem IP design with Avalon-compliant interface (designed with synthesisable BFM technique and VHDL Interfaces).- Physical / layout / structural design: First to introduce floorplanning, design partitioning, and design preservation concepts to the FPGA team. -
Sr. Hardware Design EngineerBenchmark Electronics May 2010 - Feb 2011Tempe, Arizona, UsNotable accomplishments:- Involved in FPGA chip microarchitecture definition for a safety-critical precision motion control system. Written a block-level microarchitecture design specification for DSP and RISC processor subsystems. Proposed an 8-month design and verification schedule and executed to plan.- DSP: Area-optimised DSP design using VHDL. Manually translated Matlab model of the trajectory control algorithm of a photolithography machine's wafer handler module to an area-optimised VHDL DSP design. The end customer is a world leader in immersion photolithography systems.- Custom RISC processor design in VHDL. -
Advanced Characterisation EngineerAltera Corporation 2006 - 2010Notable accomplishments:- Involved in the characterisation as well as development of high-quality characterisation solutions to ensure rapid tapeout of Altera's next-generation FPGAs.- VHDL design of a synchronous, ten-channel, user-programmable pattern generator used to characterise the performance of a (then) next-generation 28nm FPGA.- Custom RISC processor design in VHDL, complying with a subset of the SCPI instruction set.- Protocol designs: UART I2C, SMBUS in VHDL.- BiST / DFT designs: VHDL BiST circuits for on-chip temperature sensor and voltage regulator.
-
Software EngineerCeo Softcenters, Inc. 2004 - 2006Notable accomplishments:- Tested VHDL / Verilog parser for a new Java-based CAD software used for seeding (automated pin placements) of FPGA designs.- Worked on several projects involving the use of Java, C, C++, HTML, and Javascript.
-
Field Application EngineerActivemedia Innovation 2002 - 2002SgWrote custom Matlab code to perform real-time signals acquisition and processing for a customer request. Conducted product trainings in Quanser and SigLab to several customers from the industry and academia.
Daniel Kho, Smieee Skills
Daniel Kho, Smieee Education Details
-
Multimedia UniversityMicroelectronics And Video Engineering -
Northumbria UniversityElectronics And Electrical Engineering
-
Nottingham Trent UniversityElectrical And Electronics Engineering
Frequently Asked Questions about Daniel Kho, Smieee
What company does Daniel Kho, Smieee work for?
Daniel Kho, Smieee works for Logikhaus Sdn. Bhd.
What is Daniel Kho, Smieee's role at the current company?
Daniel Kho, Smieee's current role is Founder and CTO.
What is Daniel Kho, Smieee's email address?
Daniel Kho, Smieee's email address is da****@****ail.com
What schools did Daniel Kho, Smieee attend?
Daniel Kho, Smieee attended Multimedia University, Northumbria University, Nottingham Trent University.
What skills is Daniel Kho, Smieee known for?
Daniel Kho, Smieee has skills like Fpga, Vhdl, Vhdl 2008, Digital Signal Processors, Functional Verification, Rtl Design, Soc, Matlab, Constrained Random Verification, Functional Coverage, Perl, Awk.
Who are Daniel Kho, Smieee's colleagues?
Daniel Kho, Smieee's colleagues are Syafiqah Jaffar, I Chun Guo.
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial