About 10 years optical semiconductor component process and application filed experience include: 1.5 years experience in Silicon-Photonic chip test and analyze. Include 3dB bandwidth, EYE ,or Optical Sub-Assembly test and analyze. Familiar with test and analyze in semiconductor laser(DML,VCSEL), modulator ,integrated component (EAMSOA, EML, etc) in chip level. (8 year) VCSEL chip process experience 8 years include mask design, process improve, wafer level or chip level test. (optical comunication or consumer application chips) VCSEL chip reliability and failure mode analyze experience. Had setup VCSEL chip failure mode analysis technical report to help classify invalid chip in TO/TOSA/COB package process flow. 1X4 40G VCSEL flip-array design form wafer structure (co-work with one colleague), chip process, wafer level test, chip on board (Active optical cable) package application. And success in trial production level sell for OE solution, Browave company. Foundry management and communication, include product develop (RND & NPI phase), deal with process or testing problem.
-
Principal EngineerVertilite Inc Jan 2024 - Present -
Senior EngineerVertilite May 2022 - Mar 2024Hsinchu1. NPI product develop and induce into foundary. ( consumer VCSEL and Lidar application).2. HS vcsel layout design and process develope. 3. Particular process develop co-work with foundry, included grating etch, backside emssion vcsel,flip chip VCSELs.4.Fauiure analysis, included customer feedback issue and reliability problem.5. New Foundary develope and arrangement.
-
Associate ManagerWt Microelectronics 文曄科技(股)公司 Mar 2022 - May 2022HsinchuBroadcom Taiwan site high speed VCSEL business included developing new accounts and property mangement-customer service.(Customer questions reply and help to solve them ). -
Senior EngineerVertilite Jun 2019 - Feb 2022Hsinchu1. NPI product develop and induce into foundary. ( consumer ,Lidar application)2. HS vcsel layout design and process develope. 3. Particular process develop co-work with foundry, included grating etch, backside emssion vcsel,flip chip VCSELs.4.Fauiure analysis, included customer feedback issue and reliability problem.
-
Vcsel研發工程師光環科技股份有限公司 Mar 2015 - May 2019Hsinchu1. HS VCSEL layout design and process develope. 2.HS VCSEL bandwidth measurement. 3.VCSEL process yield and reliability improvement.4. Customer feedback issues analysis included operation question and reliability fauirle analysis.5.Wafer level tester development co-work with vendor.
-
Silicon Photonic Test EngernierOplink Communications, Llc Sep 2013 - Mar 2015Hsinchu ,Taiwan1. Silicon phtonicns chip optical and electrical test and anaysis.2. EML, PF laser and DFB laser LIV and bandwidth test
丁維遵 Education Details
-
光電工程學系
Frequently Asked Questions about 丁維遵
What company does 丁維遵 work for?
丁維遵 works for Vertilite Inc
What is 丁維遵's role at the current company?
丁維遵's current role is Principal Engineer.
What schools did 丁維遵 attend?
丁維遵 attended 國立中山大學, National United University.
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial