Walter Low Email & Phone Number
@apple.com
LinkedIn matched
Who is Walter Low? Overview
A concise factual answer block for searchers comparing this professional profile.
Walter Low is listed as Hardware Engineer at Apple, based in Cupertino, California, United States. AeroLeads shows a work email signal at apple.com and a matched LinkedIn profile for Walter Low.
Walter Low previously worked as Principal IC Design Engineer at Broadcom and Senior Staff Engineer at Exar Corp. Walter Low holds Bachelor (Hon), Electrical And Electronics from Nanyang Technological University Singapore.
Email format at Apple
This section adds company-level context without repeating Walter Low's masked contact details.
AeroLeads found 1 current-domain work email signal for Walter Low. Compare company email patterns before reaching out.
About Walter Low
More than 18 years of IC design & verification experience. Extensive knowledge in USB, PCIe and VIP development.Specialties: RTL design, DFT, Synthesis, STA, Design Verification using high level verification language like System Verilog/VMM, PSL assertion based verification (ABV)
Listed skills include Dft, Rtl Design, Static Timing Analysis, Logic Synthesis, and 27 others.
Walter Low's current company
Company context helps verify the profile and gives searchers a useful next step.
Walter Low work experience
A career timeline built from the work history available for this profile.
Principal Ic Design Engineer
• Verification lead in a USB 3.0 Wireless LAN project using System Verilog/UVM. • Responsible for testplan review and verification environment development.• Sole responsible for an assertion based verification (ABV) environment using PSL language for a DMA engine and PCIe controller.
Senior Staff Engineer
• Development of a USB 2.0 and Fast Ethernet VIP using System Verilog/VMM.• Verification lead in a USB/Ethernet & PCIe/UART bridging project. • Responsible for testplan and verification environment development.• Worked on Denali USB and PCIe PureSpec VIP integration.• Involved in micro-architecture, RTL design of a DDR memory manager and SPI3 controller for a Ethernet Aggregation processor.
Staff Engineer
• Involved in verification of a RPR MAC using specman `E'.• Responsible for synthesis & timing closure of a 1.2 Million gates LAN-WAN inter-networking chip. • Authored a paper on Physical Compiler in Boston SNUG 2001. • Involved in RTL design, verification and validation platform bring-upon a ISDN USB modem project.
Design Engineer
Work extensively with customer on ASIC methodology & design flow development using NEC ASIC.
Walter Low education
Bachelor (Hon), Electrical And Electronics
Diploma, Electronic Engineering
Frequently asked questions about Walter Low
Quick answers generated from the profile data available on this page.
What company does Walter Low work for?
Walter Low works for Apple.
What is Walter Low's role at Apple?
Walter Low is listed as Hardware Engineer at Apple.
What is Walter Low's email address?
AeroLeads has found 1 work email signal at @apple.com for Walter Low at Apple.
Where is Walter Low based?
Walter Low is based in Cupertino, California, United States while working with Apple.
What companies has Walter Low worked for?
Walter Low has worked for Apple, Broadcom, Exar Corp, Infineon Technologies, and Nec Semiconductor.
How can I contact Walter Low?
You can use AeroLeads to view verified contact signals for Walter Low at Apple, including work email, phone, and LinkedIn data when available.
What schools did Walter Low attend?
Walter Low holds Bachelor (Hon), Electrical And Electronics from Nanyang Technological University Singapore.
What skills is Walter Low known for?
Walter Low is listed with skills including Dft, Rtl Design, Static Timing Analysis, Logic Synthesis, Asic, Functional Verification, Integrated Circuit Design, and Usb.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial