William Harrell

William Harrell Email and Phone Number

Staff ASIC and FPGA Engineer @ Lockheed Martin
Denver, CO, US
William Harrell's Location
Denver Metropolitan Area, United States, United States
William Harrell's Contact Details

William Harrell personal email

About William Harrell

With over 14 years of experience in FPGA design and architecture, I am a Senior FPGA engineer at Blue Origin. I am passionate about creating innovative and reliable solutions for complex systems and challenging applications.I have led and contributed to multiple FPGA projects across different domains, such as a custom 10G Ethernet switch, a Cyber-security system controller, and a high speed packet generator. I have also mentored junior engineers, modified UVM testbenches, and created and streamlined project build scripts. I have a strong technical background in hardware integration, troubleshooting, and RTL. I am always learning and expanding my skills and knowledge in FPGA and hardware engineering.

William Harrell's Current Company Details
Lockheed Martin

Lockheed Martin

View
Staff ASIC and FPGA Engineer
Denver, CO, US
Employees:
101322
William Harrell Work Experience Details
  • Lockheed Martin
    Staff Asic And Fpga Engineer
    Lockheed Martin
    Denver, Co, Us
  • Blue Origin
    Senior Fpga Engineer
    Blue Origin Jun 2024 - Present
    Kent, Wa, Us
  • Lockheed Martin
    Staff Asic/Fpga Engineer
    Lockheed Martin Apr 2022 - May 2024
    Bethesda, Md, Us
    • Architecting and leading development new Cyber-Security FPGA.• Mentoring junior engineers.• Requirements creation and derivation
  • Lockheed Martin
    Senior Asic/Fpga Engineer
    Lockheed Martin Jan 2020 - Apr 2022
    Bethesda, Md, Us
    • Created new project baseline and TCL scripts for CI. • Led UVM team of 2 junior engineers.• Modified 3rd party UVM testbench predictor, coverage, and environment classes.• Created new sequence and test classes• Created detailed verification plans to meet functional coverage• Technical point of contact for 3rd party contractor for UVM project.• Led RTL code reviews and FPGA technical reviews.• Custom Ethernet switch FPGA with 10GE and 10/100/1000 Ethernet• Redesigned packet filter module to meet new requirements.• Designed new configuration module for device configuration while reducing boot time.
  • Serialtek
    Senior Fpga/Hardware Engineer
    Serialtek Jun 2018 - Oct 2019
    Longmont, Colorado, Us
    • Designed and architected multi-purpose FPGA (Xilinx US+ZYNQ MPSOC) that contains a LCD controller module, SMBus/I2C capture module, IO expander module, and a custom ZYNQ register interface.• Created SystemVerilog testbench for multi-purpose FPGA.• Created new memory format for SMBus/I2C capture• Debugged RMAs and manufacturing defective boards
  • Ultrata Llc
    Engineer (Fpga Engineer)
    Ultrata Llc Jul 2016 - Jun 2018
    • Designed custom DDR memory PHY using Xilinx Ultrascale+ IO primitives. • Designed FPGA utilizing PCIe, IBERTs, and Interlaken for board check out. • Created self-checking testbench and Python post-simulation parsing script.
  • Viking Enterprise Solutions
    Electronics Design Engineer 2
    Viking Enterprise Solutions May 2014 - Jul 2016
    San Jose, California, Us
    • Designed system architecture for a disaggregated server enclosure for NVMe over Fabric.• Designed FPGA using I2C to gather HDD status and control in JBOD• Designed FPGA for a dual socket Xeon based server power sequencer• Hot fixes for legacy FPGAs• Xeon server validation, bring-up, and integration• Created FPGA design guidelines and coding standard documents• Mentored Engineering Interns and others in FPGA design and debug
  • Seakr Engineering, Inc.
    Test System Design Engineer (Fpga Design)
    Seakr Engineering, Inc. Jul 2011 - May 2014
    Centennial, Colorado, Us
    • Hardware architecture for COTS based high-speed test platform.• Designed FPGA for packet traffic generation across multiple channels across multiple sRIO ports with aggregate bandwidth of 36Gbps. Utilized 1G UDP/IP for traffic generator configuration.• Designed FPGA for packet checking; syncing data then processing packets by deinterleaving then Reed Solomon decoding (Xilinx IP) packets for in hardware comparison.Updated legacy FPGA to new requirements for project reactivation
  • Smart Modular Technologies
    Hardware Developement Engineer
    Smart Modular Technologies Jan 2010 - Mar 2011
    Newark, Ca, Us
    Designed VHDL blocks for FPGA SSD Controllers:• Integrate SATA IP• Data transport enhancement and optimization• NVRAM Interface• Created FPGA design environment for development board utilizing NAND Flash, SATA, DDR2, internal data transport, and NVRAM interfaces• Hardware validation of NVDIMM
  • Comtech Ef Data
    Hardware Engineer
    Comtech Ef Data Oct 2007 - Oct 2009
    Chandler, Az, Us
    • Designed FPGA to control DACs, ADCs, and digital synthesizers via a 3-wire interface • Designed FPGA to control new M:N redundancy system• Designed 12 Port Ethernet switch card for use with legacy products
  • Naval Research Laboratory
    Nreip Intern
    Naval Research Laboratory Jul 2005 - Aug 2005
    Designed “Dead Man” switch circuit for engine cut off of an autonomous boatDeveloped Navigation and Guidance algorithm in MATLAB to be used for an Underwater Unmanned Autonomous Vehicle (UUAV)

William Harrell Skills

Fpga Xilinx Electronics Debugging Vhdl Testing Hardware Hardware Architecture Lattice Modelsim/questasim Embedded Systems Active Hdl Matlab Simulations Teamwork Microsemi Linux Verilog Altera Pcie Rtl Design Field Programmable Gate Arrays

William Harrell Education Details

  • New Mexico State University
    New Mexico State University
    Electrical Engineering

Frequently Asked Questions about William Harrell

What company does William Harrell work for?

William Harrell works for Lockheed Martin

What is William Harrell's role at the current company?

William Harrell's current role is Staff ASIC and FPGA Engineer.

What is William Harrell's email address?

William Harrell's email address is wi****@****ail.com

What schools did William Harrell attend?

William Harrell attended New Mexico State University.

What are some of William Harrell's interests?

William Harrell has interest in Weightlifting, Cooking, Soccer, Snowboarding, Mountain Bike Riding.

What skills is William Harrell known for?

William Harrell has skills like Fpga, Xilinx, Electronics, Debugging, Vhdl, Testing, Hardware, Hardware Architecture, Lattice, Modelsim/questasim, Embedded Systems, Active Hdl.

Who are William Harrell's colleagues?

William Harrell's colleagues are Manuel Perea, Lisa Ball, Michael Giacona, Victor Cruz, John Scherschel, Sam Stout, Jacqueline Gedney.

Free Chrome Extension

Find emails, phones & company data instantly

Find verified emails from LinkedIn profiles
Get direct phone numbers & mobile contacts
Access company data & employee information
Works directly on LinkedIn - no copy/paste needed
Get Chrome Extension - Free

Aero Online

Your AI prospecting assistant

Download 750 million emails and 100 million phone numbers

Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.