William Yu Lian Quee Email & Phone Number
Who is William Yu Lian Quee? Overview
A concise factual answer block for searchers comparing this professional profile.
William Yu Lian Quee is listed as Design Engineer at Lattice Semiconductor, a with 915 employees, based in Bayan Lepas, Penang, Malaysia. AeroLeads shows a matched LinkedIn profile for William Yu Lian Quee.
William Yu Lian Quee previously worked as IP Logic Design Engineer at Intel Corporation and Graduate Trainee (IP Logic Design Engineer) at Intel Corporation. William Yu Lian Quee holds Master Of Engineering - Meng, Electrical And Electronics Engineering, First Class from The University Of Nottingham Malaysia Campus.
Email format at Lattice Semiconductor
This section adds company-level context without repeating William Yu Lian Quee's masked contact details.
Review company-level records connected to William Yu Lian Quee before choosing the right outreach path.
About William Yu Lian Quee
A diligent and driven professional with 3 years of experience working as FPGA IP Development Engineer graduated first-class with Master's in Electrical & Electronic Engineering from University of Nottingham with excellent problem-solving skill.
William Yu Lian Quee's current company
Company context helps verify the profile and gives searchers a useful next step.
William Yu Lian Quee work experience
A career timeline built from the work history available for this profile.
Ip Logic Design Engineer
- Design high-speed Register Transfer Level (RTL) code for 5G Fronthaul IP such as ORAN, eCPRI & CPRI targeting FPGA and eASIC devices- Responsible as ORAN IP design lead delivering high-quality feature updates, owning Application Layer Fragmentation, C-Plane Section Extension and Performance Counter block- Develop design example showcasing IP base functionality and dynamic reconfiguration (DR) on simulation and hardware- Work with Architect as key design team member to drive for specification compliance and security- Familiar with standard development workflow like simulation, compilation, timing analysis, hardware, linting, CDC and code coverage ensuring product meeting release criteria- Practical experience with simulation and hardware debug, working closely with verification engineers- Actively engage in supporting customer request and resolving engineering issue
Graduate Trainee (Ip Logic Design Engineer)
- Performs logic design, Register Transfer Level (RTL) coding, and simulation to generate cell libraries, functional units, and subsystems for inclusion in full chip designs.- Participates in the development of Architecture and Microarchitecture specifications for the Logic components.- Provides IP integration support to SoC customers and represents RTL team.
Online Sales Manager
- Handle Online Sales Enquiry- Active Advertisement of Company Products on Social Media- Build and Maintain Company Website with High SEO Ranking on Google- Inventory Management- Planning of Pricing Structure
Hardware Engineering Intern
- Configure and prepare standard electrical drawing & i/o list according to specification/requirement- Provide hardware relevant support & training to production- Electrical drawing and i/o list maintenance & version management- Prepare machine electrical manual- Manage customer and FSE request/return part- Machine BOM maintenance- Initiate engineering change notice (ECN)- Assist standard machine conversion kit enquiry
Colleagues at Lattice Semiconductor
Other employees you can reach at latticesemi.com. View company contacts for 915 employees →
Marco Wu.
Colleague at Lattice SemiconductorNew Taipei City, Taiwan, Province Of China
View →
DL
Denis Lavallee
Colleague at Lattice SemiconductorNew York, United States
View →
EB
Eulogio Bonilla
Colleague at Lattice SemiconductorMetro Manila, National Capital Region, Philippines
View →
AF
Abul Fazal
Colleague at Lattice SemiconductorHillsboro, Oregon, United States
View →
CC
Cuauhtemoc Chavez Corona
Colleague at Lattice SemiconductorHillsboro, Oregon, United States
View →
JP
Jay Pinili
Colleague at Lattice SemiconductorMetro Manila, Philippines
View →
JD
John Derick Magpantay
Colleague at Lattice SemiconductorCalabarzon, Philippines
View →
JS
Joginder Singh
Colleague at Lattice SemiconductorPune, Maharashtra, India
View →
JI
John Imperial
Colleague at Lattice SemiconductorPhilippines
View →
WK
Wong Kwei Yee
Colleague at Lattice SemiconductorBayan Lepas, Penang, Malaysia
View →
William Yu Lian Quee education
Master Of Engineering - Meng, Electrical And Electronics Engineering, First Class
Foundation Degree, Engineering, Average Score: 81.72%
Frequently asked questions about William Yu Lian Quee
Quick answers generated from the profile data available on this page.
What company does William Yu Lian Quee work for?
William Yu Lian Quee works for Lattice Semiconductor.
What is William Yu Lian Quee's role at Lattice Semiconductor?
William Yu Lian Quee is listed as Design Engineer at Lattice Semiconductor.
Where is William Yu Lian Quee based?
William Yu Lian Quee is based in Bayan Lepas, Penang, Malaysia while working with Lattice Semiconductor.
What companies has William Yu Lian Quee worked for?
William Yu Lian Quee has worked for Lattice Semiconductor, Intel Corporation, Kevtec Auto Sdn. Bhd., and Exis Tech Sdn Bhd.
Who are William Yu Lian Quee's colleagues at Lattice Semiconductor?
William Yu Lian Quee's colleagues at Lattice Semiconductor include Marco Wu., Denis Lavallee, Eulogio Bonilla, Abul Fazal, and Cuauhtemoc Chavez Corona.
How can I contact William Yu Lian Quee?
You can use AeroLeads to view verified contact signals for William Yu Lian Quee at Lattice Semiconductor, including work email, phone, and LinkedIn data when available.
What schools did William Yu Lian Quee attend?
William Yu Lian Quee holds Master Of Engineering - Meng, Electrical And Electronics Engineering, First Class from The University Of Nottingham Malaysia Campus.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial