Logic Designer / Verification Engineer
Over 10+ years of experience in design and implement of peripheral IPs at Freescale/Motorola.- Logic designer of MPX coherency module, and transaction target queue for MPC8640D product which has integrated Dual-Core Processor. Design features included multiple-priority arbitration schemes, address tenure streaming and data tenure streaming, out-of-order.