Eda Software Engineer
Current- Addressed a cryptic slowdown within the VHDL compilation workflow reported by the client. Devised and implemented a robust hash table structure, effectively rectifying the slowdown and concurrently booting performance by a commendable 12%.- Implemented parallel compilation support for Verilog and VHDL mixed designs, fixed the algorithm for merging.