AeroLeads people directory · profile

Zinal Patel Email & Phone Number

Senior CAD and PDK Engineer at Dialog Semiconductor
Location: San Jose, California, United States 7 work roles 3 schools
1 work email found @samsung.com LinkedIn matched
✓ Verified August 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email

Work email z****@samsung.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Dialog Semiconductor
Role
Senior CAD and PDK Engineer
Location
San Jose, California, United States
Company size
739 employees

Who is Zinal Patel? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Zinal Patel is listed as Senior CAD and PDK Engineer at Dialog Semiconductor, a with 739 employees, based in San Jose, California, United States. AeroLeads shows a work email signal at samsung.com and a matched LinkedIn profile for Zinal Patel.

Zinal Patel previously worked as Senior CAD/PDK Engineer at Dialog Semiconductor and Staff Engineer at Samsung Electronics. Zinal Patel holds Master'S Degree, Electrical, Electronics And Communications Engineering from Nirma University.

Company email context

Email format at Dialog Semiconductor

This section adds company-level context without repeating Zinal Patel's masked contact details.

{first}.{last}@samsung.com
86% confidence

AeroLeads found 1 current-domain work email signal for Zinal Patel. Compare company email patterns before reaching out.

View email format View company profile Management contacts
Profile bio

About Zinal Patel

Currently working as Staff Engineer at Samsung Electronics.- Working as a Developer on Device Modelling - SPICE Compact Models ( Simulator : HSPICE,Spectre.FineSim,ELDO )- Technologies: 3nm,4nm,7nm,8nm,10nm,14nm,28nm,130nm etc. Previously worked as Design Engineer at Freescale Semiconductor. - Technologies: 28nm,40nm,90nm - Worked as Integrator in PDK (CAD) Development Team- Proficient in library integration- Migration from Cadence CDBA to OA- Schematic migration across different technologies- Worked on different development & validation methodologies for LVS, DRC, PEX - Automation of different process using skill language- Tool (Mentor, Freescale) integration in virtuoso to support different flows- Enablement of Physical Verification DecksDone Internship at STMicroelectronics, Noida as Analog IO Design Engineer.- Design and Layout of IOs,- Testbench creation,- Signal and power integrity-based analysis on different setups with and without ideal TX-line- Simulations on circuits based on ADE L /XL In cadence virtuoso.- OCEAN Scripting- Design and fabrication of Microstrip patch antenna for wideband applications with dual-bandrejection characteristics- Antenna design (Microstrip patch antenna) for Ultra wideband applications with bandstop performance- The Graphical User Interface model (GUI using MATLAB) was designed and developed to attain thedimensions of a beveled rectangular radiating patch of the primitive antenna.- Tools: HFSS, CST, ADSAlways ready to work in an environment demanding all my skills and efforts to explore and adapt myself to different fields where I get the opportunity for continuous learning.

Listed skills include Eldo, Powerpoint, Rf, Cadence Virtuoso, and 34 others.

Current workplace

Zinal Patel's current company

Company context helps verify the profile and gives searchers a useful next step.

Dialog Semiconductor
Dialog Semiconductor
Senior CAD and PDK Engineer
San Jose, CA, US
Website
dialog-semiconductor.com
Employees
739
AeroLeads page
Company profile
View company profile Email format
7 roles

Zinal Patel work experience

A career timeline built from the work history available for this profile.

Hands On Experience On I/Os In Stmicroelectronic

Stmicroelectronics

Geneva, Switzerland, Ch

Design and Layout of IOs,Creating different testbench for the same,Signal nad power integrity based analysis on different setups with and without ideat TX-lineSimulations based on ADE L /XL In cadence virtuoso.Ocean Scripting !Key Learning: • Understanding of IO blocks like driver, predriver, levelshifter and input logic with both Output and Input buffer [Bidirectional].• Spice and Eldo simulation of selected corners as per the requirement.• Setting up an environment in IOSIM tool to run the output netlist of different IOs.• Verification of excel data obtained from IOSIM tool for all 135 PVT corners.• Made the schematic of an IO.Undertaken Projects in General Purpose I/O, I2C in FDSOI(28nm) technology;Addressed issues related to signal integrity due to transmission lines in IO from BCD9S(130nm) technology and FDSOI(28nm);Performed Reliability(NBTI,PBTI,HCI) ageing analysis;Validation for SPICE and DK update impact on IO design in FDSOI(28nm),CMOS40LP(40nm), M40(65nm), M10PLUS3(90nm)EDA Tool: IOSIM, Cadence Virtuoso Schematic Editor, Mentor Graphics Eldo Simulator, and Custom WaveView [Synopsys].

Jun 2015 - May 2016
Team & coworkers

Colleagues at Dialog Semiconductor

Other employees you can reach at dialog-semiconductor.com. View company contacts for 739 employees →

OS Olga Spirydzionak Olga Spirydzionak Colleague at Dialog SemiconductorEindhoven, North Brabant, Netherlands View → EV Elena Votintseva Elena Votintseva Colleague at Dialog SemiconductorKirchheim Unter Teck, Baden-Württemberg, Germany View → DL David Lloyd David Lloyd Colleague at Dialog SemiconductorBristol, England, United Kingdom View → PZ Pengyue Zhou Pengyue Zhou Colleague at Dialog SemiconductorBinhai, Tianjin, China View → HW Harvent Wu Harvent Wu Colleague at Dialog SemiconductorNew Taipei City, Taiwan, Province Of China View → 罗 罗根军 罗根军 Colleague at Dialog SemiconductorChina View → MA Mohamed Anas Benhebibi Mohamed Anas Benhebibi Colleague at Dialog SemiconductorStuttgart Region, Germany View → HG Hui Gu Hui Gu Colleague at Dialog SemiconductorIreland View → MP Masood Pirnia Masood Pirnia Colleague at Dialog SemiconductorKirchheim Unter Teck, Baden-Württemberg, Germany View → MD Mesh Davaraj Mesh Davaraj Colleague at Dialog SemiconductorUnited Kingdom View →
3 education records

Zinal Patel education

Master'S Degree, Electrical, Electronics And Communications Engineering

Nirma University

Bachelor Of Engineering (B.E.), Electrical, Electronic And Communications Engineering Technology/Technician

Gujarat Technological University

School, 10Th And 12Th

Utkarsh Vidhyalaya
FAQ

Frequently asked questions about Zinal Patel

Quick answers generated from the profile data available on this page.

What company does Zinal Patel work for?

Zinal Patel works for Dialog Semiconductor.

What is Zinal Patel's role at Dialog Semiconductor?

Zinal Patel is listed as Senior CAD and PDK Engineer at Dialog Semiconductor.

What is Zinal Patel's email address?

AeroLeads has found 1 work email signal at @samsung.com for Zinal Patel at Dialog Semiconductor.

Where is Zinal Patel based?

Zinal Patel is based in San Jose, California, United States while working with Dialog Semiconductor.

What companies has Zinal Patel worked for?

Zinal Patel has worked for Dialog Semiconductor, Samsung Electronics, Nxp Semiconductors, and Stmicroelectronics.

Who are Zinal Patel's colleagues at Dialog Semiconductor?

Zinal Patel's colleagues at Dialog Semiconductor include Olga Spirydzionak, Elena Votintseva, David Lloyd, Pengyue Zhou, and Harvent Wu.

How can I contact Zinal Patel?

You can use AeroLeads to view verified contact signals for Zinal Patel at Dialog Semiconductor, including work email, phone, and LinkedIn data when available.

What schools did Zinal Patel attend?

Zinal Patel holds Master'S Degree, Electrical, Electronics And Communications Engineering from Nirma University.

What skills is Zinal Patel known for?

Zinal Patel is listed with skills including Eldo, Powerpoint, Rf, Cadence Virtuoso, Linux, Systems Engineering, C, and Analog Circuit Design.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.