徐亚鹏 Email and Phone Number

Independently develop FPGA-based devices from concept to bring-up and thoroughly complete FPGA design flow. Proficiency with FPGA coding, debugging, and problem-solving.Excellent expertise in multiple Interfaces and Protocols including SerDes, 10GE, DDR, and AXI.Proficiency in EDA tools: Vivado, Synplify, VCS, Verdi, Modelsim, nLint.Proven programming skills (Verilog/SV) and scripting skills (bash/Tcl/Python). Familiar with ICT Infrastructure (server, Storage, Switch), networking protocols (TCP/IP, RDMA).Great experience of leading a team to deliver FPGA products in high quality.