王小乐 is a layout manager at Actions Semiconductor at 炬芯科技.
炬芯科技
-
Layout Manager炬芯科技 Sep 2014 - Present1:Lead the layout department. Plan and consummate the layout work of company’s project. 2:Responsible for the whole chip layout integration.3:Establish, maintain and improve the department’s software and tool’s script.4:Responsible for some analog block layout.5:Responsible for the project’s embedded memory (SRAM/ROM/OTP).
-
Layout EngineerActions Semiconductor Jul 2005 - Aug 2014中国 广东 珠海1:Responsible for the whole chip layout integration.2:Establish, maintain and improve the department’s software and tool’s script.3:Responsible for analog block layout and embedded memory (SRAM/ROM/OTP).
王小乐 Education Details
-
Business/Commerce, General
Frequently Asked Questions about 王小乐
What company does 王小乐 work for?
王小乐 works for 炬芯科技
What is 王小乐's role at the current company?
王小乐's current role is layout manager at Actions Semiconductor.
What schools did 王小乐 attend?
王小乐 attended 中山大学岭南(大学)学院, 东南大学.
Not the 王小乐 you were looking for?
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial