Staff Asic Design Engineer
Current- 2013.3~present- SOC projects(28nm): DFT including scan chain inserting at block level, chain verification, spf test setup procedure generation and pattern generation and verification for both SA and TDF at top level.Test coverage analysis and Test points file generation to improve the test coverage and to reduce pattern number with TMAX tool and manual.