이창우 Email & Phone Number

Korea

. Lead a 2016/17 mid-end Smart TV SoC product planning. Analyze Smart TV market, technical trend, competitor benchmark and find an optimal segment for in-house SoC project. Lead stakeholders to decide product’s IP specification such as CPU, GPU, multimedia codec, etc. based on reasonable engineering data. Analyze technical issues of SoC during set development period and provide solutions to TV product developers

. Mobile Application Processor product planning project leader - Exynos 4 Quad, the first S. LSI’s quad core AP in Galaxy S3, Galaxy Note2 achieving to Smartphone M/S #1 (2010) - Exynos 5 Octa, the world first octal core AP based on ARM big.LITTLE architecture in Galaxy S4 (2011). Researched and Analyzed Smartphone market trend, competitor’s strategy to make winning strategy. Coordinated to decide product’s IP specification with marketing and development team. Created… Show more . Mobile Application Processor product planning project leader - Exynos 4 Quad, the first S. LSI’s quad core AP in Galaxy S3, Galaxy Note2 achieving to Smartphone M/S #1 (2010) - Exynos 5 Octa, the world first octal core AP based on ARM big.LITTLE architecture in Galaxy S4 (2011). Researched and Analyzed Smartphone market trend, competitor’s strategy to make winning strategy. Coordinated to decide product’s IP specification with marketing and development team. Created ideas for reducing Bill of Material. In Exynos 4, the first S. LSI’s AP adopt internal ISP (Image Signal Processor) by which customer could save ~$3 per product. Resolved different idea of specification and cost between marketing and development team by considering ROI, time to market and product competitiveness. Supported marketing and sales to promote major customer especially Samsung Mobile and HTC. Persuading them to understand product’s key differentiation points and performance leadership. Received technical requests from Galaxy platform designers at Samsung Mobile instead of marketing and sales and led to make decision to adopt their requests to AP with marketing, development team. Managed Vice President’s committee of S. LSI and Memory division for 2 years. Led IP licensing from E-Ink panel controller and Arteris’ Chip to chip inter-connect IP for AP and Modem. Searching IP vendors, evaluating the quality of IP, price negotiation Show less

. Project leader of ARM CPU implementation - Responsible for ARM7TDMI-S, ARM966E-S, ARM926EJ-S, ARM1176EJF-S - More than 30 ARM CPU design project successfully provided to ASIC customer and internal design teams. Had lots of experience of SoC design from 130nm to 45nm process technology - Customer support to guide integrating IP, solve issues related to ARM core test etc.. ARM926EJ-S test chip project leader - Experienced full chip design using 65nm process technology. By… Show more . Project leader of ARM CPU implementation - Responsible for ARM7TDMI-S, ARM966E-S, ARM926EJ-S, ARM1176EJF-S - More than 30 ARM CPU design project successfully provided to ASIC customer and internal design teams. Had lots of experience of SoC design from 130nm to 45nm process technology - Customer support to guide integrating IP, solve issues related to ARM core test etc.. ARM926EJ-S test chip project leader - Experienced full chip design using 65nm process technology. By the project, company built 65nm design methodology and tested in-house design infra-structure. Specialty in Synopsys tools for SoC implementation and sign off - Design Compiler for synthesize RTL - DFT Compiler and Tetramax for ATPG (Automatic Test Pattern Generation) - Primetime for STA (Static Timing Analysis) - Formality for equivalence check between RTL and net-list - Verilog, VCS for dynamic function analysis Show less