MICROIP

MicroIP aims to provide outstanding services and products for AI on chip design. We support FPGA for traditional market and for AI market. With in-house Architecture Compiler (MAC) EDA tool, we vertical integrate EDGE AI on FPGA not only for prototyping and for mass market to meet diverse market demand. FPGA transition to AI on chip ASIC design is seamless when customer is ready to drive for bigger volume. We also cater the needs for AI on chip performance analysis with MicroIP SoC performance analyzer (MPA) EDA tool. Customer no longer requires months to find out the performance issue, it can be done in weeks or days. It helps customer reduce R&D design time and time to market. Right after customer finish the front-end design, we help customer ready for tape out without any performance issues.