Vivek Dhiman Email and Phone Number
Vivek Dhiman personal email
- Valid
●18+ Yrs. Hands on Experience in SOC RTL design and integration, ASIC/FPGA domain including onsite (UK, US) ● Experience in managing RTL Design, Integration projects.● Experience in Managing Team
-
Associate DirectorSamsung Semiconductor Mar 2022 - PresentBangalore Urban, Karnataka, IndiaSOC RTL design and integrationManagaing Team
-
Senior Staff Engineer/ManagerSamsung Semiconductor Jun 2019 - Feb 2022Bengaluru, Karnataka, IndiaSOC RTL Design and integrationManaging Team
-
Asic PrototypingIntel Corporation Jul 2018 - Jun 2019Bengaluru Area, IndiaFPGA Prototyping of large ASIC design on Synopsys-HAPS (Multi-FPGA Based prototyping system). -
Consultant At Intel, Hillsboro, Or, UsaIntel Corporation Mar 2017 - Jun 2018Hillsboro, OrFPGA Prototyping of large ASIC design on Synopsys-HAPS (Multi-FPGA Based prototyping system), includes RTL Design, partioning large ASIC Design, Timing closure, Ethernet PHY verification on HAPS
-
Sr. Technical LeadHcl Technologies Jun 2013 - Feb 2017Noida Area, India---Worked for Altera Corporation, UK----● Worked on Video IP Design/Validation on Altera FPGA's.● RTL Coding in verilog/system Verilog, Synthesis, STA, Verification, Board bringup, Onchip debugging● Client interaction● Team Management -
Lead EngineerSynopsys Inc Mar 2011 - Apr 2013Noida Area, IndiaWorked on Verilog, System Verilog , VHDL and SDC PARSER -
Fpga EngineerMicrosemi Sep 2009 - Mar 2011Hyderabad Area, IndiaWorked on complete FPGA flow which includes RTL Coding, Pre/Post synthesis simulation , Synthesis, P&R and timing -
MtsQualcore Logic Aug 2008 - Sep 2009Hyderabad Area, IndiaWorked for Actel Semiconductor (Microsemi)Worked on complete FPGA flow which includes RTL Coding, Pre/Post synthesis simulation , Synthesis, P&R and timing -
Application EngineerD'Gipro Systems Pvt Ltd Jul 2007 - Feb 2008Banglore, India Responsible for providing RTL Level Power Optimization solutions with Sequence Design-Power Theater -
Sr. Application EngineerTrident Techlabs Pvt. Ltd. Jun 2005 - Jun 2007New Delhi Area, IndiaKey Responsibilities Responsible for providing RTL Simulation, Synthesis, Timing analysis (STA) Verification, FPGA/ASIC Prototyping (HAPS) Consultancy on ALDEC-Active HDL, Riviera, Synplicity-Synplify Pro & More. Responsible to take part In-House design & verification activities.Responsible for providing Presentation and evaluation of product to customer -
Project AssociateIsrdo (Indian Satellite Research & Development Organization) Aug 2004 - May 2005New Delhi Area, IndiaResponsible to Perform RTL Coding & verification for assigned project.
Vivek Dhiman Skills
Vivek Dhiman Education Details
-
Electronics & Telecommunication -
Semiconductor Complex Limited Mohali, (Chandigarh), Punjab, IndiaVlsi Design
Frequently Asked Questions about Vivek Dhiman
What company does Vivek Dhiman work for?
Vivek Dhiman works for Samsung Semiconductor
What is Vivek Dhiman's role at the current company?
Vivek Dhiman's current role is Associate Director at Samsung Semiconductor India Research (SSIR).
What is Vivek Dhiman's email address?
Vivek Dhiman's email address is vi****@****ail.com
What schools did Vivek Dhiman attend?
Vivek Dhiman attended College Of Engineering Roorkee, Semiconductor Complex Limited Mohali, (Chandigarh), Punjab, India.
What skills is Vivek Dhiman known for?
Vivek Dhiman has skills like Eda, Vlsi, Static Timing Analysis, Simulations, Rtl Coding, Logic Synthesis, Asic, Rtl Design, Verilog, Tcl, Tool Validation, Sdc.
Not the Vivek Dhiman you were looking for?
-
-
4gmail.com, sentisspharma.com, luthraindia.com, luthraindia.com -
-
Vivek Kumar
Noida
Free Chrome Extension
Find emails, phones & company data instantly
Aero Online
Your AI prospecting assistant
Select data to include:
0 records × $0.02 per record
Download 750 million emails and 100 million phone numbers
Access emails and phone numbers of over 750 million business users. Instantly download verified profiles using 20+ filters, including location, job title, company, function, and industry.
Start your free trial