AeroLeads people directory · profile

Andrei Zheludev Email & Phone Number

Lead FPGA Engineer at ODYSSEUS Space
Location: Luxembourg, Luxembourg, Luxembourg 6 work roles 1 school
LinkedIn matched
✓ Verified Jun 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Lead FPGA Engineer
Location
Luxembourg, Luxembourg, Luxembourg
Company size

Who is Andrei Zheludev? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Andrei Zheludev is listed as Lead FPGA Engineer at ODYSSEUS Space, a company with 10 employees, based in Luxembourg, Luxembourg, Luxembourg. AeroLeads shows a matched LinkedIn profile for Andrei Zheludev.

Andrei Zheludev previously worked as Senior FPGA Design Engineer at Nokia and Senior Hardware and FPGA design engineer at Promwad, Electronics Design House. Andrei Zheludev holds Bachelor, Electrical Engineering from Belarusian State University Of Informatics And Radioelectronics.

Company email context

Email format at ODYSSEUS Space

This section adds company-level context without repeating Andrei Zheludev's masked contact details.

ODYSSEUS Space

Review company-level records connected to Andrei Zheludev before choosing the right outreach path.

Profile bio

About Andrei Zheludev

I'm an FPGA Engineer with a strong foundation in hardware engineering and 15 years of experience in developing FPGA-based solutions, ranging from simple glue-logic to mission-critical multi-FPGA high bandwidth systems for aerospace. I began as electrical engineer, developing digital electrical circuits and then transitioned into the FPGA domain.I have positive experience working in diverse environments:► Agile, fast-paced commercial environments — where quick adaptability and client-focused solutions are paramount.► Large product companies with multinational teams and sophisticated processes—where in-depth collaboration and strategic long-term planning are key.► Emerging startup — where wearing multiple hats and a proactive approach to problem-solving are essential.---------------► Core activities: FPGA RTL development from scratch, improving existing legacy code, code review, mentoring, electrical circuit design, authoring all necessary documentation, providing completed product to customers (IP, device, system, etc)► FPGA skills: RTL design, multiple clock domains, CDC, timing closure, multi-gigabit transceivers (MGT), simulation, RTL debug, functional and formal verification, targeting Matlab and Simulink DSP algorithms to FPGA► Tools: Xilinx Vivado, ISE, ISim, Mentor Graphics Modelsim, DVT, VSCode, ChipScope, Onespin, Spyglass, Git, Gerrit, some Mathlab and Simulink, Altium► Languages: Verilog, SystemVerilog, VHDL, SystemRDL, TCL, Python for routines automation and a bit of C for baremetal► Interfaces: AXI, PCI Express, CameraLink, 100M/1G/10G Ethernet, JESD 204B, USB 2/3, HyperBus, ISDN PRI BRI, DRAM, SRAM, SPI, UART, I2C etc► Hardware design skills: electrical circuit design FPGA-CPU based, hardware bring up► Lab tools: oscilloscope, spectrum analyzer, signal generatorWhat can I do for you apart from FPGA design:► Code review and analysis► Сonduct interviews for an FPGA design engineer position

Current workplace

Andrei Zheludev's current company

Company context helps verify the profile and gives searchers a useful next step.

ODYSSEUS Space
Odysseus Space
Lead FPGA Engineer
tainan city, tainan, taiwan
Website
Employees
10
AeroLeads page
6 roles · 18 years

Andrei Zheludev work experience

A career timeline built from the work history available for this profile.

Lead Fpga Engineer

Current

Luxembourg

► Developed a CCSDS-compliant data processing pipeline (FEC, Scrambling, Interleaving, Framing) in Systemverilog and Simulink► Implemented NVME Host IP in Systemverilog for SSD over PCI Express, including bare-metal API in C for interfacing with Zynq Ultrascale+ ARM CPU► Developed image processing pipeline for laser beacon tracking► Owning integration of.

Mar 2022 - Present

Senior Fpga Design Engineer

Kraków Area, Poland

► Refactoring code to reduce resource utilization and increase performance for 5G NR Base Station FPGA firmware► Owning all aspects of RTL development of 2 IPs used in CPRI and eCPRI► Owning and maintaining Cross Clock Domain library of HDL components► IP-level constraint random simulation, formal verification and synthesis.--► As a member of initiative.

Sep 2019 - Feb 2022

Senior Hardware And Fpga Design Engineer

Беларусь

Development of hardware and FPGA solutions for industrial and commercial applicationsHardware: Xilinx SoCs and FPGAs: Zynq Ultrascale+ xczu7/9/11, Kintex xcku115, xc7k325, Artix, Spartan 6, 7, TI Sitara AM3352, iMX NXP, ADS54J60, AD9117Categories of completed projects:- communication (PCI Express, 1G/10G Ethernet, USB, C3794, ISDN)- high-speed data.

Jan 2017 - Aug 2019

Technical Lead

Jsc Peleng

Беларусь

Successfully finished Earth observation multispectral imaging system as an FPGA tech lead.A satellite with a set of multispectral cameras and a central control unit, each block controlled by a separate FPGA (CMOS sensors control, high speed video data transmission and processing, collecting telemetry, etc):► Developed and refined high-level architecture in.

2014 - Dec 2016

Senior Fpga Design Engineer

Jsc Peleng

Completed a testing environment for imaging systems for Earth observation satellites as a lead hardware/FPGA engineer:► collected, decomposed, prioritized system requirements► aligned tasks across software and mechanical teams► produced technical documentation (specs, BOMs, user manuals, test plans etc)► designed electrical circuit boards for high-speed.

2012 - 2014 ~2 yrs

Hardware Design Engineer

Jsc Peleng

► Electrical circuit design of a part for power supply block of space imaging system► Developed MCU based FPGA programmer from concept to a device (schematic, firmware in C & Assembler, PC application in C++) that scans a daisy chain of FPGAs or Flashes over JTAG and uploads firmware in a selected device. Widely used in subsequent projects.► Developed RTL.

2008 - 2012 ~4 yrs
Team & coworkers

Colleagues at ODYSSEUS Space

Other employees you can reach at odysseus.space. View company contacts for 10 employees →

1 education record

Andrei Zheludev education

FAQ

Frequently asked questions about Andrei Zheludev

Quick answers generated from the profile data available on this page.

What company does Andrei Zheludev work for?

Andrei Zheludev works for ODYSSEUS Space.

What is Andrei Zheludev's role at ODYSSEUS Space?

Andrei Zheludev is listed as Lead FPGA Engineer at ODYSSEUS Space.

Where is Andrei Zheludev based?

Andrei Zheludev is based in Luxembourg, Luxembourg, Luxembourg while working with ODYSSEUS Space.

What companies has Andrei Zheludev worked for?

Andrei Zheludev has worked for Odysseus Space, Nokia, Promwad, Electronics Design House, and Jsc Peleng.

Who are Andrei Zheludev's colleagues at ODYSSEUS Space?

Andrei Zheludev's colleagues at ODYSSEUS Space include Josselin Bernardoff, Victoria Skiba Maldonado, Guido Monechi, Ana Vale Lopes, and Anes Belkeiri.

How can I contact Andrei Zheludev?

You can use AeroLeads to view verified contact signals for Andrei Zheludev at ODYSSEUS Space, including work email, phone, and LinkedIn data when available.

What schools did Andrei Zheludev attend?

Andrei Zheludev holds Bachelor, Electrical Engineering from Belarusian State University Of Informatics And Radioelectronics.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.