Please complete the CAPTCHA to continue
@intel.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Ashwin Harikumar Nair is listed as Analog/Mixed Signal IC Design | DDR | Clocking at Intel Corporation, a company with 10 employees, based in Portland, Oregon, United States. AeroLeads shows a work email signal at intel.com and a matched LinkedIn profile for Ashwin Harikumar Nair.
Ashwin Harikumar Nair previously worked as Senior Analog Soc Designer at Intel Corporation and Analog Design Engineer at Intel Corporation. Ashwin Harikumar Nair holds Master'S Degree, Electrical Engineering from Arizona State University.
This section adds company-level context without repeating Ashwin Harikumar Nair's masked contact details.
AeroLeads found 1 current-domain work email signal for Ashwin Harikumar Nair. Compare company email patterns before reaching out.
Analog/Mixed Signal Designer with over 9 years of experience at Intel2019- Now -> Multi GBps clocking circuits for DDR5/LP5 PHY for Intel System-on-Chip (SoC) products.2015-19 -> PLLs/Current Reference generators for intel Atom Cores/5G Modem MPHY2013-15 -> MS Analog Circuits ASU, Intern at High Speed IO Lab Intel (SATA 6G)Hands on Experience with - High Speed Clock Reception, DLL, Distribution, Duty Cycle Correction/Detection, Data path design, Serializers, Clock Splitters, Clock Crossing Circuits, Equalizers and Digital Calibration Loops/FSMsEntire Analog/Mixed Signal Design flow - variation, EMIR analysis, Aging, Mixed Signal Timing - with multiple successful tape out experience on sub 10nm CMOS Finfet (TSMC)
Listed skills include Analog Circuit Design, Cadence, Matlab, Python, and 19 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Santa Clara, California, US
Multi GigaBit - High Speed Clock Distribution, Duty Cycle Detectors, Phase Detectors/Alignment circuits.Clock Drivers, Differential Clock Receivers, SerializersData Path Design, DDR Receive and Transmit Clocking Mixed Signal Timing AnalysisJitter Link Modelling
Santa Clara, California, US
Intel 5G Modem Baseband PHY Design.Basedband Receiver Iref design for mPHY: Designed a transistor-level current reference to ensure consistent voltage swing across PVT for the Baseband Receiver.Digital PLL/VCO Simulations for Atom CPU: Conducted DCD simulations for the PLL clock path, optimizing distortion through circuit and layout improvements.
Santa Clara, California, US
Post silicon validation on SATA 6G.Developed ATE to automate the compliance validation for SATA 6G interfaces on Intel process nodes catering to IOT products
Tempe, AZ, US
Student researcher working on reconfigurable solar arrays with GaN power switches to improve efficiency of solar arrays using MPPT. Modelled the system using Matlab/Simulink models to perform architecture studies.
Research member working towards improvement of battery management algorithims/system for electric vehicles.
Other employees you can reach at intel.com. View company contacts for 10 employees →
Daniel Ashton
Colleague at Intel Corporation
Niagara Falls, New York, United States, United States
View →
AG
Anirban Ghosh
Colleague at Intel Corporation
Hillsboro, Oregon, United States, United States
View →
RV
Rodrigo Viquez
Colleague at Intel Corporation
Costa Rica, Costa Rica
View →
LB
Lahav Barak
Colleague at Intel Corporation
Israel, Israel
View →
MR
Muhammad Redwan Hassan
Colleague at Intel Corporation
Portland, Oregon Metropolitan Area, United States, United States
View →
RK
Rajat K Paul, Phd
Colleague at Intel Corporation
Hillsboro, Oregon, United States, United States
View →
CD
Carmelita Dunican
Colleague at Intel Corporation
County Offaly, Ireland, Ireland
View →
SK
S K Murthy
Colleague at Intel Corporation
Bengaluru, Karnataka, India, India
View →
OD
Obasi Daniel Nnamdi
Colleague at Intel Corporation
Nigeria, Nigeria
View →
HP
Harm Peters
Colleague at Intel Corporation
Eindhoven, North Brabant, Netherlands, Netherlands
View →
Quick answers generated from the profile data available on this page.
Ashwin Harikumar Nair works for Intel Corporation.
Ashwin Harikumar Nair is listed as Analog/Mixed Signal IC Design | DDR | Clocking at Intel Corporation.
AeroLeads has found 1 work email signal at @intel.com for Ashwin Harikumar Nair at Intel Corporation.
Ashwin Harikumar Nair is based in Portland, Oregon, United States while working with Intel Corporation.
Ashwin Harikumar Nair has worked for Intel Corporation, Arizona State University, and Mahindra Electric Vehicles Pvt Ltd.
Ashwin Harikumar Nair's colleagues at Intel Corporation include Daniel Ashton, Anirban Ghosh, Rodrigo Viquez, Lahav Barak, and Muhammad Redwan Hassan.
You can use AeroLeads to view verified contact signals for Ashwin Harikumar Nair at Intel Corporation, including work email, phone, and LinkedIn data when available.
Ashwin Harikumar Nair holds Master'S Degree, Electrical Engineering from Arizona State University.
Ashwin Harikumar Nair is listed with skills including Analog Circuit Design, Cadence, Matlab, Python, C++, Verilog, Pcb Design, and Lt Spice.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts