Brian Hook
AeroLeads people directory · profile

Brian Hook Email & Phone Number

Principal Member of Technical Staff at AMD
Location: Austin, Texas, United States 12 work roles 2 schools
1 work email found @amazon.com 1 phone found area 408 LinkedIn matched
✓ Verified August 2026 4 data sources Profile completeness 100%

Contact Signals · 1 work email · 1 phone

Work email b****@amazon.com
Direct phone (408) ***-****
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
AMD
Role
Principal Member of Technical Staff
Location
Austin, Texas, United States
Company size

Who is Brian Hook? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Brian Hook is listed as Principal Member of Technical Staff at AMD, a with 44382 employees, based in Austin, Texas, United States. AeroLeads shows a work email signal at amazon.com, phone signal with area code 408, and a matched LinkedIn profile for Brian Hook.

Brian Hook previously worked as ASIC Design Manager at Amazon and Sr ASIC Design Engineer at Amazon. Brian Hook holds Master Of Science, Electrical Engineering from Northeastern University.

Company email context

Email format at AMD

This section adds company-level context without repeating Brian Hook's masked contact details.

{first_initial}{last}@amazon.com
86% confidence

AeroLeads found 1 current-domain work email signal for Brian Hook. Compare company email patterns before reaching out.

Profile bio

About Brian Hook

Computer architecture, logic design, RTL, technical leadership, engineering management.

Listed skills include Systemverilog, Perl, Python, Verilog, and 15 others.

Current workplace

Brian Hook's current company

Company context helps verify the profile and gives searchers a useful next step.

AMD
Amd
Principal Member of Technical Staff
Austin, TX, US
Website
Employees
44382
AeroLeads page
12 roles

Brian Hook work experience

A career timeline built from the work history available for this profile.

Principal Member Of Technical Staff

Amd

Austin, Tx, Us

Role listed

Amd

Austin, Tx, Us

Principal Member Of Technical Staff

Amd

Santa Clara, California, Us

Compute subsystem architecture

Asic Design Manager

Seattle, Wa, Us

Leadership and management of an ASIC design team* Continued hands-on engineering * Thoughtful delegation aligned with ICs' career objectives * Coaching ICs in logic design and debug * Supported ICs to achieve deliverable targets (quality, schedule)

Sep 2022 - May 2024

Sr Asic Design Engineer

Seattle, Wa, Us

Tech lead and designer of MAC for satellite network SoC• Owned several microarchitecture documents from blank page to final spec• Designed and implemented DMA controllers for AXI channels• Designed and implemented various interfaces • Defined programming model, implemented software interface (CSRs, interrupts)• Owned, configured, integrated Synopsys ARC HS4x dual-processor core• Owned, integrated custom 3rd-party cryptography cores• Configured, integrated DesignWare crossbars and bridges• Extensive waveform debug• Designed and implemented error handling modules and positive status trackers • Work with DV to create new test plans and drive them to closure• Edited SDC files, worked with back-end team to close timing and floorplan• Essential in supporting software bring-up and emulation debug

Apr 2022 - Sep 2022

Sr Asic Design Engineer

Seattle, Wa, Us

MAC Microarchitecture and Implementation

Jul 2020 - Feb 2022

Sr Asic Design Engineer

Santa Clara, Ca, Us

Micro-architecture and RTL implementation of image signal processor IP • Documentation and design • Low power/cost logic design, RTL coding with Verilog, Perl in-house code-gens • Debugging, root cause analysis through waveforms, assertions • AXI4 specification to implement client interfaces • Memory access patterns for optimal transaction modes • Bash scripting (some Python) for task automation, log parsing • Simulation using VCS, constrained random UVM environment, C++ reference • Performance testing and tuning • Synthesis, static timing analysis, Boolean equivalence • Functional and code coverage utilities to close verification effort

Mar 2011 - Jul 2020

Asic Design Engineer

Hsin-Chu, Tw

Functional Validation of DSP core • C++ application coding to verify core features using FPGA • Python scripting for automation API for auto-checking, regression, data visualization

Sep 2010 - Feb 2011

Asic Design Engineer

Austin, Tx, Us

Design Verification of MAC-PHY combo for wireless Video/USB• Developed numerous directed testcases in embedded C, ARM7 • Microarchitecture and RTL implementation of bridges, clock domain crossing • Perl scripting for task tracking automation (between spreadsheets, test lists)

Mar 2010 - Sep 2010

Asic Design Engineer

Calxeda, Inc.

Implementation and verification of low-power server SoC• Integrated the system control subsystem with ARM Cortex core, RAMs, peripherals • Implemented AMBA bus infrastructure using AMBA Designer • Developed testcases in embedded C to test early subsystem • Created initial VMM test environment and leveraged RAL • Simulated the subsystem with VCS

Sep 2009 - Jun 2010

Asic Design Engineer

Wilmington, Ma, Us

Micro-architecture and implementation of camera, video compression, and DSP IP • Various DMA engines • Video buffers with AES cipher logic • Video pattern detection, stream manipulation • Camera mechanical shutter control • CCD sensor exposure control, substrate clocking, pixel interfaces Knowledge/Skills Practiced• Documentation and design presentation • Low power, low cost RTL design using Verilog and SystemVerilog • Clock domain crossing • Collaboration with software team to develop programming models • Integration of 3rd party AES-128 encryption core • Simulation using VCS with constrained random VMM environment • Synthesis, static timing analysis, Boolean equivalence • FPGA synthesis, system validation, lab work • Physical design, floorplanning, power grid design• Auto-Place-and-Route, clock trees synthesis, full-custom standard cell layout

Jan 2001 - Jan 2009

Intern Software Engineer

Bethesda, Md, Us

Refactored C source code of existing Automated Fingerprint Identification System (AFIS) software

Sep 1998 - Aug 2000
Team & coworkers

Colleagues at AMD

Other employees you can reach at amd.com. View company contacts for 44382 employees →

2 education records

Brian Hook education

Master Of Science, Electrical Engineering

Northeastern University

Bachelor Of Science, Electrical Engineering

University Of Central Florida
FAQ

Frequently asked questions about Brian Hook

Quick answers generated from the profile data available on this page.

What company does Brian Hook work for?

Brian Hook works for AMD.

What is Brian Hook's role at AMD?

Brian Hook is listed as Principal Member of Technical Staff at AMD.

What is Brian Hook's email address?

AeroLeads has found 1 work email signal at @amazon.com for Brian Hook at AMD.

What is Brian Hook's phone number?

AeroLeads has found 1 phone signal(s) with area code 408 for Brian Hook at AMD.

Where is Brian Hook based?

Brian Hook is based in Austin, Texas, United States while working with AMD.

What companies has Brian Hook worked for?

Brian Hook has worked for Amd, Amazon, Nvidia, Mediatek, and Alereon.

Who are Brian Hook's colleagues at AMD?

Brian Hook's colleagues at AMD include Kumud Singh, Luis Flores, Christin Fenter, Dave Peascoe, and Soko Gloria .O..

How can I contact Brian Hook?

You can use AeroLeads to view verified contact signals for Brian Hook at AMD, including work email, phone, and LinkedIn data when available.

What schools did Brian Hook attend?

Brian Hook holds Master Of Science, Electrical Engineering from Northeastern University.

What skills is Brian Hook known for?

Brian Hook is listed with skills including Systemverilog, Perl, Python, Verilog, Soc, Functional Verification, Asic, and Rtl Design.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.