Senior Design Engineer Ii
Currentdigital IC front-end design, code systemverilog design on schedule, with Lint rule/cross-clock domain issue clean, design synthesizable check and DFT test friendly.macro verification on Unit and system level, based on VMM/MVM methodology, including macro development plan, testbench plan, function and code coverage analysis and bug tracing.perl/shell/TCL.