Please complete the CAPTCHA to continue
@amd.com
✓
2 phones found area 617 and 408
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Brian Lay is listed as Senior Manager - Vivado FPGA Software Application Engineer at AMD, a company with 16705 employees, based in Boulder, Colorado, United States. AeroLeads shows a work email signal at amd.com, phone signal with area code 617, 408, and a matched LinkedIn profile for Brian Lay.
Brian Lay previously worked as Senior Manager - Vivado FPGA Software Application Engineer at Xilinx and Product Marketing Manager - Vivado FPGA Design Suite at Xilinx. Brian Lay holds Ms, Electrical Engineering from University Of Illinois Urbana-Champaign.
This section adds company-level context without repeating Brian Lay's masked contact details.
AeroLeads found 1 current-domain work email signal for Brian Lay. Compare company email patterns before reaching out.
Brian Lay is a Senior Manager - Vivado FPGA Software Application Engineer at AMD. He possess expertise in physical design, vlsi, static timing analysis, microprocessors, asic and 9 more skills.
Listed skills include Physical Design, Vlsi, Static Timing Analysis, Microprocessors, and 10 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Manage a front-end team focused on design entry in Vivado. The team handles GUI, model composer, IP integrator, processing subsystems for Zynq and Versal, Versal AI engines, debug, and project infrastructure.
Longmont, Colorado, United States
Manage a front-end team focused on design entry in Vivado. The team handles GUI, model composer, IP integrator, processing subsystems for Zynq and Versal, Versal AI engines, debug, and project infrastructure.
Longmont, CO
Product planning for Vivado; Xilinx’s synthesis, place and route software suite. Engaged with customers, managed the product roadmap and wrote engineering specifications.
MA / CO
Involved in all aspects of VLSI circuit design including low power circuit design, SOC, silicon debug, and high-speed clock design for CPUs and APUs (CPU/GPU).
Custom digital circuit designer for the UltraSparc V microprocessor.
Thesis: Simulation of Metal Halide Discharge Lamps Using Finite Volume Techniques
Helped design, test, and productize a control circuit for an HVAC actuator. To adhere to industry standards, the actuator had to apply 150ft-lbs to open/close the fire damper after being heated to 350 degrees for 30 minutes. Started on the project during the design phase and continued all the way through production.
Other employees you can reach at amd.com. View company contacts for 16705 employees →
Anshul Mehta
Colleague at AmdUnited States, United States
View →
RA
Rathod Ankit
Colleague at AmdAhmedabad, Gujarat, India, India
View →
PN
Phil Noh
Colleague at AmdAustin, Texas, United States, United States
View →
JR
Juan Romo
Colleague at AmdSalamanca, Guanajuato, Mexico, Mexico
View →
اع
احمد عابدين
Colleague at AmdCairo, Cairo, Egypt, Egypt
View →
GR
Gopikrishna Rapolu
Colleague at AmdHyderabad, Telangana, India, India
View →
AR
Amir Reza
Colleague at AmdTehran, Tehran Province, Iran, Iran, Islamic Republic Of
View →
SP
Sukanya Prasad
Colleague at AmdHyderabad, Telangana, India, India
View →
RD
Ronnie Destor
Colleague at AmdSingapore, Singapore
View →
CC
Channel Cole
Colleague at AmdSt Albans, England, United Kingdom, United Kingdom
View →
Quick answers generated from the profile data available on this page.
Brian Lay works for AMD.
Brian Lay is listed as Senior Manager - Vivado FPGA Software Application Engineer at AMD.
AeroLeads has found 1 work email signal at @amd.com for Brian Lay at AMD.
AeroLeads has found 2 phone signal(s) with area code 617, 408 for Brian Lay at AMD.
Brian Lay is based in Boulder, Colorado, United States while working with AMD.
Brian Lay has worked for Amd, Xilinx, Sun Microsystems, University Of Illinois, and Honeywell.
Brian Lay's colleagues at AMD include Anshul Mehta, Rathod Ankit, Phil Noh, Juan Romo, and احمد عابدين.
You can use AeroLeads to view verified contact signals for Brian Lay at AMD, including work email, phone, and LinkedIn data when available.
Brian Lay holds Ms, Electrical Engineering from University Of Illinois Urbana-Champaign.
Brian Lay is listed with skills including Physical Design, Vlsi, Static Timing Analysis, Microprocessors, Asic, Logic Design, Debugging, and Perl.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the Brian Lay you were looking for.
