Asic Performance Architect
CurrentASIC architecture modeling, exploration and validation for QoS/memory system
Please complete the CAPTCHA to continue
A concise factual answer block for searchers comparing this professional profile.
Chen-Chi Lo is listed as ASIC performance architect at 谷歌, a company with 219238 employees, based in Taipei City, Taipei City, Taiwan, Province Of China. AeroLeads shows a matched LinkedIn profile for Chen-Chi Lo.
Chen-Chi Lo previously worked as Senior Staff Engineer at Sifive and Senior Manager at Bitmain. Chen-Chi Lo holds M.S. With Distinction, Dsp And Communications, Electrical Engineering from 國立臺灣大學.
This section adds company-level context without repeating Chen-Chi Lo's masked contact details.
Review company-level records connected to Chen-Chi Lo before choosing the right outreach path.
● Expertise in electronic system level (ESL) modeling for architecture exploration and validation.● Proficiency in architecture design of AI accelerator, SoC QoS/memory system, as well as data center networking switch.● Proven leadership in planning/managing tasks/project, classify, analyze and resolve critical issues, and growing a team quickly to work efficiently.● Mastery of chip design, integration, verification, FPGA and familiar with digital design flow.
Listed skills include Semiconductors, Embedded Systems, Ic, Asic, and 25 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
ASIC architecture modeling, exploration and validation for QoS/memory system
Lead ASIC team in digital design and front-end flow enhancement. Issue tracking and sharing to upgrade team ability in design/Lint/DC/Mbist /UPF/Formality.
Taipei
Lead WiFi-AP SoC from architecture, micro-architecture, RTL design, verification, FPGA emulation to tape-out
Hsinchu, Taiwan
Data path modeling and architecture exploration for data center network switch
Other employees you can reach at google.com. View company contacts for 219238 employees →
Deepesh Kurmi
Colleague at 谷歌
Bhopal, Madhya Pradesh, India, India
View →
II
Ilham Ilhamita
Colleague at 谷歌
Agadir Ida-Outanane Prefecture, Souss-Massa, Morocco, Morocco
View →
HZ
Helen Zhang
Colleague at 谷歌
Overland Park, Kansas, United States, United States
View →
وف
وظائف في المملكة
Colleague at 谷歌
View →
JS
Joe Sayers
Colleague at 谷歌
Greater Brighton And Hove Area, United Kingdom
View →
NS
Naviya Singla
Colleague at 谷歌
South San Francisco, California, United States, United States
View →
BP
Ben Pito
Colleague at 谷歌
South District, Israel, Israel
View →
KM
Kyle Millar
Colleague at 谷歌
Brooklyn, New York, United States, United States
View →
TM
Tolu Mofoluwaso
Colleague at 谷歌
Toronto, Ontario, Canada, Canada
View →
AK
Abhinav Kumar
Colleague at 谷歌
Topchanchi, Jharkhand, India, India
View →
Quick answers generated from the profile data available on this page.
Chen-Chi Lo works for 谷歌.
Chen-Chi Lo is listed as ASIC performance architect at 谷歌.
Chen-Chi Lo is based in Taipei City, Taipei City, Taiwan, Province Of China while working with 谷歌.
Chen-Chi Lo has worked for 谷歌, Sifive, Bitmain, Montage Technology, Inc, and 聯發科.
Chen-Chi Lo's colleagues at 谷歌 include Deepesh Kurmi, Ilham Ilhamita, Helen Zhang, وظائف في المملكة, and Joe Sayers.
You can use AeroLeads to view verified contact signals for Chen-Chi Lo at 谷歌, including work email, phone, and LinkedIn data when available.
Chen-Chi Lo holds M.S. With Distinction, Dsp And Communications, Electrical Engineering from 國立臺灣大學.
Chen-Chi Lo is listed with skills including Semiconductors, Embedded Systems, Ic, Asic, Soc, Debugging, C, and C++.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the Chen-Chi Lo you were looking for.