Fpga Development Co-Op
- Conducted RTL Design using SystemVerilog. Adapted a bidirectional ethernet channel to be interfaced with AMD's AXI protocol for greater cross-project reusability and compatibility. Conducted root cause analyses on design flaws by analyzing waveforms through QuestaSim. Used Vivado to ensure design met timing constraints.- Conducted RTL Verification using.