AeroLeads people directory · profile

Gary Chan Email & Phone Number

Member of Technical Staff at Algo-Logic Systems, Inc.
Location: San Jose, California, United States 6 work roles 1 school
LinkedIn matched
✓ Verified Jun 2026 3 data sources Profile completeness 100%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Member of Technical Staff
Location
San Jose, California, United States
Company size

Who is Gary Chan? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Gary Chan is listed as Member of Technical Staff at Algo-Logic Systems, Inc., a company with 14 employees, based in San Jose, California, United States. AeroLeads shows a matched LinkedIn profile for Gary Chan.

Gary Chan previously worked as Sr. FPGA Design Engineer at Cisco Systems and Engineering Consultant at Cisco at Sibridge Technologies. Gary Chan holds Bs, Electrical Engineering from The University Of Texas At Austin.

Company email context

Email format at Algo-Logic Systems, Inc.

This section adds company-level context without repeating Gary Chan's masked contact details.

Algo-Logic Systems, Inc.

Review company-level records connected to Gary Chan before choosing the right outreach path.

Profile bio

About Gary Chan

I am a hardware design engineer with 15+ years of ASIC/FPGA design and validation experience.I have extensive product development experience in networking technology in various Cisco Ethernet switching, routing and optical DWDM products. I have implemented both high speed data path and control plane designs using FPGAs from Xilinx and Altera. My design portfolio includes every Xilinx FPGA family from Virtex to Virtex7. I also have several years of experience in design verification test bench development.Email: garychan1208@gmail.com

Listed skills include Embedded Systems, Fpga, Asic, Tcl, and 13 others.

Current workplace

Gary Chan's current company

Company context helps verify the profile and gives searchers a useful next step.

Algo-Logic Systems, Inc.
Algo-Logic Systems, Inc.
Member of Technical Staff
san jose, california, united states
Website
Employees
14
AeroLeads page
6 roles

Gary Chan work experience

A career timeline built from the work history available for this profile.

Sr. Fpga Design Engineer

San Jose CA

* Designed and validated an 8-lane 10GBASE-R2 protocol encapsulation data path Kintex7 FPGA for current Cisco bestselling Catalyst-4000 series of campus switching supervisor card. * Converted PCIE to XAUI data path Virttex5 FPGA to Kintex7 FPGA for a route processor card.* Implemented several FPGAs to validate the next generation campus switch prototype.

Oct 2011 - Oct 2014

Engineering Consultant At Cisco

San Jose CA

  • Converted PCIE to XAUI data path Virtex5 FPGA to Virtex6 FPGA for a route processor card.
  • Implemented module level verification of hardware based IP traffic monitoring block in System Verilog for a Stratix II FPGA. Tasks include writing SV behavior models, tests and module test plan.
  • Implemented SV test benches and test cases for several IO FPGAs in Cisco edge router products.
May 2010 - Oct 2011

Fpga Design Engineering Consultant At Nethra Imaging

Elisa Research

Santa Clara CA

* Converted GEN2x8 PCIE Bridge with distance extension over 10G Ethernet (EXPETHER) ASIC based design into Altera Stratix IV FPGA.* Added GX transceivers for the PCIE and 10G XAUI serial interfaces along with additional registers and glue logic. * Brought up FPGA in prototype boards in various Intel X86 based linux/PC servers and storage devices. Prototype.

Feb 2009 - May 2010

Asic/Fpga Design And Verification Engineer

San Jose CA

* Performed block level design verification of packet processor ASIC in SystemVerilog DV environment.* Performed design verification on 20G data path FPGA (Virtex5) for high performance edge router line card. * Performed design verification on 10G data path FPGA (Virtex4) and IOFPGA (Spartan3) on route processor card.* Designed FPGA macro (Virtex5) used in.

Jan 1996 - Dec 2008

Asic Design Engineer

Ibm

San Jose CA

Implemented LZ1 data compression ASIC for used in the data storage application.

May 1990 - Dec 1995
1 education record

Gary Chan education

FAQ

Frequently asked questions about Gary Chan

Quick answers generated from the profile data available on this page.

What company does Gary Chan work for?

Gary Chan works for Algo-Logic Systems, Inc..

What is Gary Chan's role at Algo-Logic Systems, Inc.?

Gary Chan is listed as Member of Technical Staff at Algo-Logic Systems, Inc..

Where is Gary Chan based?

Gary Chan is based in San Jose, California, United States while working with Algo-Logic Systems, Inc..

What companies has Gary Chan worked for?

Gary Chan has worked for Algo-Logic Systems, Inc., Cisco Systems, Sibridge Technologies, Elisa Research, and Ibm.

Who are Gary Chan's colleagues at Algo-Logic Systems, Inc.?

Gary Chan's colleagues at Algo-Logic Systems, Inc. include Mark Crockett and Cs Johnson.

How can I contact Gary Chan?

You can use AeroLeads to view verified contact signals for Gary Chan at Algo-Logic Systems, Inc., including work email, phone, and LinkedIn data when available.

What schools did Gary Chan attend?

Gary Chan holds Bs, Electrical Engineering from The University Of Texas At Austin.

What skills is Gary Chan known for?

Gary Chan is listed with skills including Embedded Systems, Fpga, Asic, Tcl, Verilog, Soc, Systemverilog, and Functional Verification.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Gary Chan you were looking for.

View similar profiles