Jainik Kathiara Email & Phone Number
@analog.com
LinkedIn matched
Who is Jainik Kathiara? Overview
A concise factual answer block for searchers comparing this professional profile.
Jainik Kathiara is listed as ASIC Engineer at Juniper Networks, a company with 5 employees, based in San Francisco Bay Area, United States, United States. AeroLeads shows a work email signal at analog.com and a matched LinkedIn profile for Jainik Kathiara.
Jainik Kathiara previously worked as Sr. Staff Verification Engineer at Flex Logix Technologies, Inc. and Design Verification Engineer at Analog Devices. Jainik Kathiara holds Master Of Science, Electrical And Computer Engineering from Northeastern University.
Email format at Juniper Networks
This section adds company-level context without repeating Jainik Kathiara's masked contact details.
AeroLeads found 1 current-domain work email signal for Jainik Kathiara. Compare company email patterns before reaching out.
About Jainik Kathiara
Seasoned Design Verification Engineer for Baseband SoC, Driver development for Embedded processors, Performance Testing of Embedded processors. Interested in ASIC Design Verification / FPGA prototyping and system modeling, Hardware Implementation and acceleration of algorithms.Specialties: RTL design and verification, ASIC/FPGA prototyping, C, C++, Verilog, VHDL, SystemC, Perl programming, Unix shell scripting, MATLAB, Virtuoso, Hspice custom VLSI design and verification, Xilinx ISE and EDK tools
Listed skills include Verilog, Rtl Design, Embedded Systems, Vhdl, and 7 others.
Jainik Kathiara's current company
Company context helps verify the profile and gives searchers a useful next step.
Jainik Kathiara work experience
A career timeline built from the work history available for this profile.
Sr. Staff Verification Engineer
Design Verification Engineer
- Lead Design Verification Engineer
- Led team for end-to-end verification of ARM Cortex-M33 based secure processor subsystem
- Worked with Architecture and Software team to develop comprehensive verification plan for hardwareand firmware validation in pre-silicon environments
- Setup unified environment for simulation and emulation
- Actively tracked and reported team progress to management using agile development processStaff Design Verification Engineer
- Verification planning, management and execution with focus on advanced verification techniques which includes formal verification, emulation and Hardware-Software Co-verification.
Application Co-Op
Responsibilities includes provide basic support and route customer problems to appropriate application engineer, device driver development.During my Co-op, performed Power management tests for Blackfin processor, designed walk-in example of one time programmable memory, SPI (Serial Peripheral Interface) and LVDS driver design for Blackfin processor.
Design Engineer
Worked in Verification team of 10 - 20 people. Responsibilties includes, system level testplan creation and review, RTL and postlayout verification and provide knowledge based support to validation team.Verified various interchip communication protocols such as SPI, SSI, UART, PPI.
Design Intern
Designed and verified Mnemonics based General Purpose Timer which interfaces with ARM core and Bus Functional Model (BFM) of AMBA AHB bus master.
Colleagues at Juniper Networks
Other employees you can reach at juniper.net. View company contacts for 5 employees →
Peter Katona
Colleague at Juniper NetworksAmsterdam, North Holland, Netherlands, Netherlands
View →
BB
Bhakti Bhandary
Colleague at Juniper NetworksUnited Kingdom, United Kingdom
View →
JJ
Jimmy Jose
Colleague at Juniper NetworksBengaluru, Karnataka, India, India
View →
PP
Pradeep P
Colleague at Juniper NetworksBengaluru, Karnataka, India, India
View →
VM
Vishwesh Mallya
Colleague at Juniper NetworksBengaluru, Karnataka, India, India
View →
SA
Sharon Amidon
Colleague at Juniper NetworksWestford, Massachusetts, United States, United States
View →
HP
Harichaitanya Putumbaca
Colleague at Juniper NetworksBengaluru, Karnataka, India, India
View →
袁
袁增强
Colleague at Juniper NetworksChangping District, Beijing, China, China
View →
DL
Divya Lakshmi Bollampalli
Colleague at Juniper NetworksIrvine, California, United States, United States
View →
CK
Carrie Keeler
Colleague at Juniper NetworksHaymarket, Virginia, United States, United States
View →
Jainik Kathiara education
Master Of Science, Electrical And Computer Engineering
Bachelor Of Engineering, Electrical And Computer Engineering
Frequently asked questions about Jainik Kathiara
Quick answers generated from the profile data available on this page.
What company does Jainik Kathiara work for?
Jainik Kathiara works for Juniper Networks.
What is Jainik Kathiara's role at Juniper Networks?
Jainik Kathiara is listed as ASIC Engineer at Juniper Networks.
What is Jainik Kathiara's email address?
AeroLeads has found 1 work email signal at @analog.com for Jainik Kathiara at Juniper Networks.
Where is Jainik Kathiara based?
Jainik Kathiara is based in San Francisco Bay Area, United States, United States while working with Juniper Networks.
What companies has Jainik Kathiara worked for?
Jainik Kathiara has worked for Juniper Networks, Flex Logix Technologies, Inc., Analog Devices, and Freescale Semiconductor.
Who are Jainik Kathiara's colleagues at Juniper Networks?
Jainik Kathiara's colleagues at Juniper Networks include Peter Katona, Bhakti Bhandary, Jimmy Jose, Pradeep P, and Vishwesh Mallya.
How can I contact Jainik Kathiara?
You can use AeroLeads to view verified contact signals for Jainik Kathiara at Juniper Networks, including work email, phone, and LinkedIn data when available.
What schools did Jainik Kathiara attend?
Jainik Kathiara holds Master Of Science, Electrical And Computer Engineering from Northeastern University.
What skills is Jainik Kathiara known for?
Jainik Kathiara is listed with skills including Verilog, Rtl Design, Embedded Systems, Vhdl, Functional Verification, Systemc, Perl, and C.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial