I'm a highly motivated, skilled digital logic engineer and project lead with a focus on high quality and efficiency. Currently, I'm a PCIe Expert, the PCIe Stack Lead for the IBM PCI Center of Competence team, and IBM's PCI Special Interest Group (SIG) representative. Under my leadership, we provide building block logic design macros as well as consultation for architecture, design and debug of all Processors, ASICS and FPGAs requiring PCI on the IBM systems Z and P platforms.I have 20+ years of experience in logic design for PCI, PCI-X and PCIe. I have also executed architecture and logic design for networking offload engines and Crypo SoC ASICs in the high RAS System Z ecosystem.In addition to architecture and logic design, I have experience in ASIC characterization, in both bench and system environments. This includes creating characterization plans and executing them in thermal chambers.Specialties: - Logic Design & Debug - Timing analysis - IBM System Z I/O architecture - PCI(-X,-E) - Perl - VHDL - VerilogIf you're interested in finding out more, please reach me via LinkedIn.
Listed skills include Logic Design, Hardware Design, Functional Verification, Static Timing Analysis, and 19 others.