Jeff Hanscom
AeroLeads people directory · profile

Jeff Hanscom Email & Phone Number

Senior Logic Design Engineer at IBM
Location: Poughkeepsie, New York, United States 5 work roles 2 schools
2 work emails found @ibm.com LinkedIn matched
✓ Verified Jun 2026 4 data sources Profile completeness 100%

Contact Signals · 2 work emails

Work email j****@ibm.com
LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
IBM
Role
Senior Logic Design Engineer
Location
Poughkeepsie, New York, United States
Company size

Who is Jeff Hanscom? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Jeff Hanscom is listed as Senior Logic Design Engineer at IBM, a company with 512090 employees, based in Poughkeepsie, New York, United States. AeroLeads shows a work email signal at ibm.com and a matched LinkedIn profile for Jeff Hanscom.

Jeff Hanscom previously worked as Senior Engineer at Ibm and Advisory Engineer at Ibm. Jeff Hanscom holds Me from Rensselaer Polytechnic Institute.

Company email context

Email format at IBM

This section adds company-level context without repeating Jeff Hanscom's masked contact details.

{first}.{last}@ibm.com
92% confidence

AeroLeads found 2 current-domain work email signals for Jeff Hanscom. Compare company email patterns before reaching out.

Profile bio

About Jeff Hanscom

I'm a highly motivated, skilled digital logic engineer and project lead with a focus on high quality and efficiency. Currently, I'm a PCIe Expert, the PCIe Stack Lead for the IBM PCI Center of Competence team, and IBM's PCI Special Interest Group (SIG) representative. Under my leadership, we provide building block logic design macros as well as consultation for architecture, design and debug of all Processors, ASICS and FPGAs requiring PCI on the IBM systems Z and P platforms.I have 20+ years of experience in logic design for PCI, PCI-X and PCIe. I have also executed architecture and logic design for networking offload engines and Crypo SoC ASICs in the high RAS System Z ecosystem.In addition to architecture and logic design, I have experience in ASIC characterization, in both bench and system environments. This includes creating characterization plans and executing them in thermal chambers.Specialties: - Logic Design & Debug - Timing analysis - IBM System Z I/O architecture - PCI(-X,-E) - Perl - VHDL - VerilogIf you're interested in finding out more, please reach me via LinkedIn.

Listed skills include Logic Design, Hardware Design, Functional Verification, Static Timing Analysis, and 19 others.

Current workplace

Jeff Hanscom's current company

Company context helps verify the profile and gives searchers a useful next step.

IBM
Ibm
Senior Logic Design Engineer
new york, new york, united states
Website
Employees
512090
AeroLeads page
5 roles

Jeff Hanscom work experience

A career timeline built from the work history available for this profile.

Senior Engineer

Current
Ibm

Poughkeepsie, New York, United States

As the stack lead for the PCIe Center of Competency, my role continues to grow in scope. I lead a team of 7 logic design engineers that build the PCIe stacks for all IBM P and Z series processors and ASICs. In this role, for each project I gather requirements, architect the PCIe stacks, plan the schedule, and manage the development and execution while.

Jun 2015 - Present

Advisory Engineer

Ibm

Poughkeepsie, New York, United States

I continued to gain breadth in STG ASICs, owning logic units within an Ethernet offload engine. Following the ASIC to the test floor, I created and executed a system characterization plan utilizing the temperature chamber. I became a member of the IBM PCI Center Of Competence (PCOC), leading the architecture and implementation of all IBM ASIC PCIe Root.

Jun 2006 - Jun 2015

Staff Engineer

Ibm

Poughkeepsie, New York, United States

I continued work in STG Z Series ASICs while becoming a PCI Unit lead, architecting and implementing a PCI Express (PCIe) Gen1 Root Complex stack for an SoC ASIC. I gained experience in logic timing take-down and Engineering Changes for netlists on frozen logic. I also aided in test floor bringup and debug of the completed ASIC, specifically with PCIe link.

Oct 2001 - Jun 2006

Engineer

Ibm

Poughkeepsie, NY

I started as a Hardware Logic Designer for STG Mainframe ASICs in Z Series IO, for Storage and Ethernet Solutions (FCP, Ficon, OSA Express). I designed a PCI-X Root Complex Stack, a custom DCR Interface Bridge, and aided in the design of a custom internal switch for an SoC ASIC.

Jun 1999 - Oct 2001

Co-Op In Tools Dept.

Wrote scripts using perl and TCL/TK to provide internal network/tool status.Assisted with some basic VHDL coding.

May 1998 - Aug 1998
Team & coworkers

Colleagues at IBM

Other employees you can reach at ibm.com. View company contacts for 512090 employees →

2 education records

Jeff Hanscom education

FAQ

Frequently asked questions about Jeff Hanscom

Quick answers generated from the profile data available on this page.

What company does Jeff Hanscom work for?

Jeff Hanscom works for IBM.

What is Jeff Hanscom's role at IBM?

Jeff Hanscom is listed as Senior Logic Design Engineer at IBM.

What is Jeff Hanscom's email address?

AeroLeads has found 2 work email signals at @ibm.com for Jeff Hanscom at IBM.

Where is Jeff Hanscom based?

Jeff Hanscom is based in Poughkeepsie, New York, United States while working with IBM.

What companies has Jeff Hanscom worked for?

Jeff Hanscom has worked for Ibm and Avid Technology.

Who are Jeff Hanscom's colleagues at IBM?

Jeff Hanscom's colleagues at IBM include Jim Sims, Gaurav Yadav, Sudhir Singh, Ashleigh Shona Denholm, and Padmini Durai.

How can I contact Jeff Hanscom?

You can use AeroLeads to view verified contact signals for Jeff Hanscom at IBM, including work email, phone, and LinkedIn data when available.

What schools did Jeff Hanscom attend?

Jeff Hanscom holds Me from Rensselaer Polytechnic Institute.

What skills is Jeff Hanscom known for?

Jeff Hanscom is listed with skills including Logic Design, Hardware Design, Functional Verification, Static Timing Analysis, Vhdl, Verilog, Perl, and Tcl.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Jeff Hanscom you were looking for.

View similar profiles