Hardware Design Engineer
CurrentHardware System Integration:- Pixel 9/Pixel 9 Pro XL- Pixel 8- Pixel 7 Pro- Pixel 6 Pro- Pixel 5- Pixel 4 XL- Pixel 3
Please complete the CAPTCHA to continue
@google.com
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Jared Lowe is listed as Hardware Design Engineer at Google, a with 1 employees, based in San Francisco, California, United States. AeroLeads shows a work email signal at google.com and a matched LinkedIn profile for Jared Lowe.
Jared Lowe previously worked as Battery Performance Testing at Apple and Hardware Engineering Co-op at Nest. Jared Lowe holds Bachelor Of Science (Bs), Electrical Engineering from Northeastern University.
This section adds company-level context without repeating Jared Lowe's masked contact details.
AeroLeads found 1 current-domain work email signal for Jared Lowe. Compare company email patterns before reaching out.
Jared Lowe is a Hardware Design Engineer at Google. He possess expertise in electrical engineering, electronics, testing, matlab, soldering and 7 more skills.
Listed skills include Electrical Engineering, Electronics, Testing, Matlab, and 8 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Mountain View, Ca, Us
Hardware System Integration:- Pixel 9/Pixel 9 Pro XL- Pixel 8- Pixel 7 Pro- Pixel 6 Pro- Pixel 5- Pixel 4 XL- Pixel 3
Cupertino, California, Us
• Monitored hundreds of cells and packs for metrology and short term testing along with data analysis processing, and auditing.• Created procedures for capacity checks, DC internal resistance, discharge and charge rate capabilities, low temperature testing, storage testing.• Worked with cell engineers to open units for internal and competitor pack extraction, testing, teardowns, and data analysis.• Coordinated between data systems team to validate and improve tool software, manufacturing execution system, inventory tracking, and battery data management system.
• Performed power measurements with internal cross-functional teams on device hardware to help validate power models and track power consumption progressions and regressions.• Worked with engineering teams on validating design changes, executing test cases, and supporting team in debug and failure analysis investigations at the CM overseas.• Provisioned incoming equipment and inventory management for hardware engineering team• Collaborated with other teams, including software, mechanical product design, integration, sensors, and outside partners.
Boston, Ma, Us
• Calculated, simulated and designed NFC antenna for a credit card sized, disposable blood analyzer that pushes data to the cloud. • Designed, prototyped, performed layout in Altium for DC-DC, energy harvesting and power sequencing circuits. Tested aforementioned circuits to characterize circuit topologies and components. • Wrote Labview and Python programs to HALT test batteries and executed over 25 tests. • Wrote firmware for MSP430 to characterize accuracy of oscillator timing and power saving schemes for LED indicators. • Simulated switching power filters for an automated bed of nails tester. • Wrote 50 characterization reports spanning mechanical strain testing to NFC activation distance. • Laid out 7 PCBs. Generated Gerbers and turn-key orders for PCBs.
• Debugged and repaired RMA Co-oximeters (blood gas analyzer).• Created a C program thermistor look-up table.• Constructed new test fixture for the main controller boards on the Stat Profile Prime.• Validated LCD and main controller board test fixture.• Ran diagnostic tests on the new test fixture to improve test results.• Reconstructed and created drawings for old test fixtures in SolidWorks for documentation.
San Francisco, Ca, Us
• Worked alongside supervisor on a pump station renovation project by editing reports, providing input on generator/tank considerations, and attending meetings.• Drafted elevation charts for master control centers using AutoCAD.• Archived and relabeled architectural drawings.• Conducted field visits to inspect electrical circuitry and paneling.
Other employees you can reach at google.com. View company contacts for 1 employees →
Edna Williams
Colleague at GoogleFort Pierce, Florida, United States
View →
AY
Abhishek Yadav
Colleague at GoogleChandigarh, India
View →
DJ
Doug Jones
Colleague at GoogleHaven, Kansas, United States
View →
RB
Roman Bogdanov
Colleague at GoogleGreater Seattle Area, United States
View →
TB
Tabitha Bertron
Colleague at GoogleSydney, New South Wales, Australia
View →
RD
Rick Davis
Colleague at GoogleIssaquah, Washington, United States
View →
LJ
Lin Jing
Colleague at GoogleNew York, United States
View →
GM
Gianni Magri-Stella
Colleague at GoogleMarseille, Provence-Alpes-Côte D'Azur, France
View →
RS
Rishendra Setty
Colleague at GoogleHyderabad, Telangana, India
View →
SB
Swrang Boro
Colleague at GoogleDiphu, Assam, India
View →
Quick answers generated from the profile data available on this page.
Jared Lowe works for Google.
Jared Lowe is listed as Hardware Design Engineer at Google.
AeroLeads has found 1 work email signal at @google.com for Jared Lowe at Google.
Jared Lowe is based in San Francisco, California, United States while working with Google.
Jared Lowe has worked for Google, Apple, Nest, Mc10 Inc., and Nova Biomedical.
Jared Lowe's colleagues at Google include Edna Williams, Abhishek Yadav, Doug Jones, Roman Bogdanov, and Tabitha Bertron.
You can use AeroLeads to view verified contact signals for Jared Lowe at Google, including work email, phone, and LinkedIn data when available.
Jared Lowe holds Bachelor Of Science (Bs), Electrical Engineering from Northeastern University.
Jared Lowe is listed with skills including Electrical Engineering, Electronics, Testing, Matlab, Soldering, Validation, Pcb Design, and Python.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts