Physical Design Engineer
Current* Floorplanned and routed transmitter, receiver and DDR PHY blocks in 28nm and 12nm processes using Design Planner and ICC2. The backend flow was done using a hierarchical implementation with 3 levels of hierarchy for synthesis and place and route.* The work included developing and using flow scripts for Design Compiler for synthesis, PrimeTime for static.