Please complete the CAPTCHA to continue
@amd.com
✓
7 phones found area 512, 408, 510, and 135
✓
LinkedIn matched
A concise factual answer block for searchers comparing this professional profile.
Kenneth Wright is listed as Sr. Director Data Center GPU Customer Support and Infrastructure at AMD at AMD, based in Sunnyvale, California, United States. AeroLeads shows a work email signal at amd.com, phone signal with area code 512, 408, 510, 135, and a matched LinkedIn profile for Kenneth Wright.
Kenneth Wright previously worked as Sr. Director Systems Engineering at Amd and Sr. Director of Engineering Architecture in Rambus Labs at Rambus. Kenneth Wright holds Ms, Electrical Engineering from University Of Virginia.
This section adds company-level context without repeating Kenneth Wright's masked contact details.
AeroLeads found 1 current-domain work email signal for Kenneth Wright. Compare company email patterns before reaching out.
I am a technical executive with 30 years of experience in highly complex and reliable systems. I am presently managing partner and customer engineering for the Datacenter accelerators (GPUs) in the platform team at AMD. I have managed organizations of engineers and researchers with backgrounds in computer architecture, analog design, ASIC design, verification, computer system design and lab bring-up / validation. I have been responsible for several simultaneous projects including budgets, resourcing, project management and execution. I have lived and worked internationally in India and China. I have managed several culturally diverse teams. I am experienced with international standards setting in the areas of Memory subsystems (JEDEC). On the technical side, I have designed microprocessors, GPUs, caches and memory subsystems in enterprise class servers. I am accomplished in digital design flow including timing closure, and static timing analysis. I have led verification teams in pre and post silicon verification in both execution and tool delivery roles. I have deep technical experience in system level engineering, including validation of hardware, firmware, and software. This includes interactions and optimizations of virtualization, operating systems and applications. Specialties: International leadership, Hardware, Server Architecture, and Protocols including PCIe, DDR, LPDDR, HBM, OpenCAPI, GenZ
Listed skills include Hardware Architecture, Computer Architecture, Debugging, Asic, and 46 others.
Company context helps verify the profile and gives searchers a useful next step.
A career timeline built from the work history available for this profile.
Santa Clara, California, US
Lead of a global team consisting of 100+ engineers across 6 domains: PVT performance validation and tuning (PPA); Performance optimizing clock control and debug firmware (SMU); Application engineer, Partner and Customer field support (AE/CE); Application performance measurement and certification; Technical Program Management - CSP and Internal business.
San Jose, CA, US
Managing a team of senior researchers and visiting professors in three departments.Coordinated 5+ research initiatives into fields like cryogenic computing, and hybridization of emerging SCMs with DRAM and flash memory subsystems.Developed and maintained research collaborations with industry and academic partners including: IBM, Microsoft, Chalmers.
San Jose, CA, US
Serving as Senior Researcher, I focus on projecting market and technology trends 5+ years in the future, Based on those projections, I investigate, develop and prototyping solutions by identifying key roadblocks and disruptive opportunities.
Armonk, New York, NY, US
Served as Development Technical Customer Advocate for Clients, business partnersDrove growth in responsibility of India Systems and Technology Lab in the areas of: DFT, system simulation, VPD, firmware, memory subsystem: RAS, qualification, architecture, characterization and bring up
Armonk, New York, NY, US
JEDEC SPD Task Group Member Led team responsible for Memory Subsystem including Memory Controller, Card Design and DRAMDevelopment Lead for Memory Sub-System Design and Characterization for System ipz and Power Blades in System and Technology Group
Armonk, New York, NY, US
Responsible for Power5+ bring up including Functional Verification, Yield learning and PerformanceInterlock between Processor Development and Operating system, Firmware, and Manufacturing
Armonk, New York, NY, US
Responsible for analysis of all Power4+ MCM field fails and Development interface for Product Engineering Performed Hardware based tuning of SpecWeb, WebSphere, Stream, SpecInt, SpecFloat, SDET, and TPC-CResponsible for Functional verification of Power4+ Cache, Memory and IO subsystems
Armonk, New York, NY, US
Led Team of 6 Engineers Developing, and supporting verification tools totaling over 270K lines of C/C++Maintained verification tools used across 16 RS6000/AS400 systems including Power3, ASCI and Power4Interviewed and recruited new and professional hires for Server Development MP System Simulation
Armonk, New York, NY, US
Developed PCI simulation drivers and supporting IO verification environment
Charlottesville, VA, US
Designed a 155K transistor ASIC, the largest ASIC ever designed at the University of VirginiaLed a team of 3 Engineers in the design, implementation, and testing of the Stream Memory ControllerSolely Responsible for design and implementation of testability and controllability Chief Architect of Memory Access Generation Processor
CA
Responsible for trouble-shooting and design feedback of prototype telephone switching equipmentAssisted in use of reliability prediction system to estimate MTBF and expected life for switching equipmentDeveloped thermodynamic models of products using Flotherm (Computational Fluid Dynamics tool)
Charlotte, North Carolina, US
Conducted statistical analysis of process variables to introduce statistical process control and increase qualityAdministrated a Vax3100 VMS network, configured a Fisher ProVox distributed control system
Other employees you can reach at amd.com. View company contacts →
Tony C.
Colleague at Amd
Greater Seattle Area, United States, United States
View →
LB
Ludovic Bacquart
Colleague at Amd
Marcoussis, Île-de-France, France, France
View →
JA
Jason Albert
Colleague at Amd
Rochester, Minnesota, United States, United States
View →
HP
Howard Pan
Colleague at Amd
Taipei City, Taipei City, Taiwan, Taiwan, Province Of China
View →
JY
Jing Yang
Colleague at Amd
Richmond Hill, Ontario, Canada, Canada
View →
KS
Karthik Sundaram
Colleague at Amd
Austin, Texas, United States, United States
View →
MA
Max Altenhofen
Colleague at Amd
Austin, Texas, United States, United States
View →
NK
Nathan Kalyanasundhram
Colleague at Amd
San Jose, California, United States, United States
View →
KA
Kalin Armstrong
Colleague at Amd
Peterborough, Ontario, Canada, Canada
View →
DA
Defanny Audita Putri
Colleague at Amd
Jakarta Metropolitan Area, Indonesia
View →
Quick answers generated from the profile data available on this page.
Kenneth Wright works for AMD.
Kenneth Wright is listed as Sr. Director Data Center GPU Customer Support and Infrastructure at AMD at AMD.
AeroLeads has found 1 work email signal at @amd.com for Kenneth Wright at AMD.
AeroLeads has found 7 phone signal(s) with area code 512, 408, 510, 135 for Kenneth Wright at AMD.
Kenneth Wright is based in Sunnyvale, California, United States while working with AMD.
Kenneth Wright has worked for Amd, Rambus, Ibm, University Of Virginia, and Nortel Networks.
Kenneth Wright's colleagues at AMD include Tony C., Ludovic Bacquart, Jason Albert, Howard Pan, and Jing Yang.
You can use AeroLeads to view verified contact signals for Kenneth Wright at AMD, including work email, phone, and LinkedIn data when available.
Kenneth Wright holds Ms, Electrical Engineering from University Of Virginia.
Kenneth Wright is listed with skills including Hardware Architecture, Computer Architecture, Debugging, Asic, Linux, Testing, Hardware, and Perl.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contacts