AeroLeads people directory · profile
Scott Nixon Email & Phone Number
Director Silicon Design Engineering
at
AMD
2 work emails found
@amd.com
LinkedIn matched
✓ Verified May 2026
4 data sources
Profile completeness 100%
Current company
Role
Director Silicon Design Engineering
Location
Fort Collins, Colorado, United States
Company size
Who is Scott Nixon? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Scott Nixon is listed as Director Silicon Design Engineering at AMD, a company with 44382 employees, based in Fort Collins, Colorado, United States. AeroLeads shows a work email signal at amd.com and a matched LinkedIn profile for Scott Nixon.
Scott Nixon previously worked as Senior Manager Silicon Design Engineering at Amd and Senior Member Technical Staff at Amd. Scott Nixon holds Bsee, Electrical Engineering from Purdue University.
Company email context
Email format at AMD
This section adds company-level context without repeating Scott Nixon's masked contact details.
{first}.{last}@amd.com
92% confidence
AeroLeads found 2 current-domain work email signals for Scott Nixon. Compare company email patterns before reaching out.
Profile bio
About Scott Nixon
Manager of the Fort Collins, Colorado Cache Hierarchy, V-cache, and Chiplet RTL teams.Dedicated to serving world class engineers who invent and develop leading edge highest performance Cache, Clocking, Power Management, and Chiplet design.Expertise in:- Employee and team development- Leading and coordinating complex designs, teams, and schedules- System on Chip architecture, design, and project execution- Managing chip pervasive logic RTL teams (clocking, reset, power management, clock and power domains, register access)
Listed skills include Rtl Design, Verilog, Microprocessors, Systemverilog, and 15 others.
Current workplace
Scott Nixon's current company
Company context helps verify the profile and gives searchers a useful next step.
Amd
10 roles
Scott Nixon work experience
A career timeline built from the work history available for this profile.
Senior Manager Silicon Design Engineering
CurrentSenior Manager serving high performance, high quality Silicon Design Engineering teams at AMD: - High performance Cache Hierarchy and V-Cache RTL - CPU Chiplet SOC Logic Design and Integration (manager and technical lead) since the first AMD Server Chiplet product - CPU Complex Clocks, Reset, and Power Management architecture and logic design
Oct 2021 - Present
Senior Member Technical Staff
Manager for CPL RTL (Chip Pervasive Logic; Clocks, Reset, Power) and SOC logical construction delivering high quality, high performance designs.
Jul 2017 - Oct 2021
Member Of Technical Staff
Pre-silicon design verification for high performance CPU cache hierarchy. Own chip pervasive logic (CPL) testplans which span multiple cross-functional disciplines. Requires working across functional and DFT teams successfully to ensure high quality design.
Dec 2014 - Jul 2017
Member Of Technical Staff
Design For Debug and Validation architecture, RTL, and SOC integration. DFD and DFV logic IP design, delivery, and coordination across SOC components. Architect DFD solutions including in-house DFD components and ARM CoreSight components. DFD and DFV support for preparation and execution of post-silicon teams.
Jul 2012 - Dec 2014
Senior Design Engineer
Design for Debug RTL and Verification IP creation, delivery, and consultation serving multiple SOC projects across multiple geographies.
May 2010 - Jul 2012
Design Engineer Ii
Develop and verify RTL for common microprocessor design for debug (DFD) architecture across multiple products. Distribute and support the IP. Consult with consumers on integrating and supplementing the provided components.
Jan 2007 - May 2010
Microprocessor Performance Team Intern
Developed and analyzed a metric to help reduce benchmarking run time lengths for multiprocessor workloads. Also, modified and improved software for a cycle-accurate microprocessor simulator.
May 2006 - Aug 2006
Student Software Developer
Java developer for software to generate metadata by crawling scientific research datasets. The metadata could then be browsed by a web interface. Also, designed and developed a Java application to visualize where atmospheric data was gathered with Google Earth.
Aug 2005 - May 2006
Co-Op Engineer
Many different roles including: - Java developer assisting in refactoring microprocessor manufacturing tester management software. - Develop DFT tools to check design clocking rules and circuit fault analysis. - Server processor characterization and bring-up including some software development to automate the process.Rotated between work and school at.
Jan 2002 - May 2004
Team & coworkers
Colleagues at AMD
Other employees you can reach at amd.com. View company contacts for 44382 employees →
SP
Surnder Pal
Colleague at Amd
Gurugram, Haryana, India, India
View →
RD
Rahul Dwivedi
Colleague at Amd
Bengaluru, Karnataka, India, India
View →
ES
Elnaz Samadi
Colleague at Amd
Tehran, Tehran Province, Iran, Iran, Islamic Republic Of
View →
SG
Shrouk Gaber
Colleague at Amd
Alexandria, Alexandria, Egypt, Egypt
View →
AC
Antonio Chaides
Colleague at Amd
Austin, Texas, United States, United States
View →
CY
Chenping Yang
Colleague at Amd
Fremont, California, United States, United States
View →
DH
Darren H.
Colleague at Amd
Toronto, Ontario, Canada, Canada
View →
ZJ
Zhao Jin
Colleague at Amd
China, China
View →
TM
Tan Meng-Hwa
Colleague at Amd
Penang, Malaysia, Malaysia
View →
GN
Gurpreet Narula
Colleague at Amd
Austin, Texas, United States, United States
View →
Surnder Pal
Colleague at Amd
Gurugram, Haryana, India, India
View →
RD
Rahul Dwivedi
Colleague at Amd
Bengaluru, Karnataka, India, India
View →
ES
Elnaz Samadi
Colleague at Amd
Tehran, Tehran Province, Iran, Iran, Islamic Republic Of
View →
SG
Shrouk Gaber
Colleague at Amd
Alexandria, Alexandria, Egypt, Egypt
View →
AC
Antonio Chaides
Colleague at Amd
Austin, Texas, United States, United States
View →
CY
Chenping Yang
Colleague at Amd
Fremont, California, United States, United States
View →
DH
Darren H.
Colleague at Amd
Toronto, Ontario, Canada, Canada
View →
ZJ
Zhao Jin
Colleague at Amd
China, China
View →
TM
Tan Meng-Hwa
Colleague at Amd
Penang, Malaysia, Malaysia
View →
GN
Gurpreet Narula
Colleague at Amd
Austin, Texas, United States, United States
View →
2 education records
Scott Nixon education
Bsee, Electrical Engineering
Purdue University
Msee, Computer Architecture
University Of Colorado Boulder
FAQ
Frequently asked questions about Scott Nixon
Quick answers generated from the profile data available on this page.
What company does Scott Nixon work for?
Scott Nixon works for AMD.
What is Scott Nixon's role at AMD?
Scott Nixon is listed as Director Silicon Design Engineering at AMD.
What is Scott Nixon's email address?
AeroLeads has found 2 work email signals at @amd.com for Scott Nixon at AMD.
Where is Scott Nixon based?
Scott Nixon is based in Fort Collins, Colorado, United States while working with AMD.
What companies has Scott Nixon worked for?
Scott Nixon has worked for Amd, Advanced Micro Devices, National Corporation For Atmospheric Research, and International Business Machines.
Who are Scott Nixon's colleagues at AMD?
Scott Nixon's colleagues at AMD include Surnder Pal, Rahul Dwivedi, Elnaz Samadi, Shrouk Gaber, and Antonio Chaides.
How can I contact Scott Nixon?
You can use AeroLeads to view verified contact signals for Scott Nixon at AMD, including work email, phone, and LinkedIn data when available.
What schools did Scott Nixon attend?
Scott Nixon holds Bsee, Electrical Engineering from Purdue University.
What skills is Scott Nixon known for?
Scott Nixon is listed with skills including Rtl Design, Verilog, Microprocessors, Systemverilog, Soc, Simulations, Perl, and Logic Design.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial