Undergraduate Research Assistant
CurrentDept. of Electrical and Computer Engineering | With Professor Mark Aagaard 📚Developing a custom, optimized Verilog netlist synthesizer by implementing weak boolean division in Scala, with a focus on generating efficient cryptographic digital designs