Felipe Almeida
AeroLeads people directory · profile

Felipe Almeida Email & Phone Number

Application Engineer at Cadence
Location: Duisburg, North Rhine-Westphalia, Germany 10 work roles 3 schools
LinkedIn matched
✓ Verified May 2026 3 data sources Profile completeness 86%

Contact Signals

LinkedIn Profile matched
3 free lookups remaining · No credit card
Current company
Role
Application Engineer
Location
Duisburg, North Rhine-Westphalia, Germany
Company size

Who is Felipe Almeida? Overview

A concise factual answer block for searchers comparing this professional profile.

Quick answer

Felipe Almeida is listed as Application Engineer at Cadence, a company with 10387 employees, based in Duisburg, North Rhine-Westphalia, Germany. AeroLeads shows a matched LinkedIn profile for Felipe Almeida.

Felipe Almeida previously worked as Physical Design Engineer at Elmos and PHD Student at Taltech – Tallinn University Of Technology. Felipe Almeida holds Master'S Degree, Microelectronic from Federal University Of Rio Grande Do Sul.

Company email context

Email format at Cadence

This section adds company-level context without repeating Felipe Almeida's masked contact details.

Cadence

Review company-level records connected to Felipe Almeida before choosing the right outreach path.

Profile bio

About Felipe Almeida

Experienced Research Assistant with a demonstrated history of working in the research industry. Skilled in EDA, Physical Design, SystemVerilog, Application-Specific Integrated Circuits (ASIC), and Semiconductors. Strong research professional with a Master's degree focused in Microelectronic from Federal University of Rio Grande do Sul.

Current workplace

Felipe Almeida's current company

Company context helps verify the profile and gives searchers a useful next step.

Cadence
Cadence
Application Engineer
Paris, FR
Website
Employees
10387
AeroLeads page
10 roles

Felipe Almeida work experience

A career timeline built from the work history available for this profile.

Application Engineer

Paris, FR

Physical Design Engineer

Current

Düsseldorf, North Rhine-Westphalia, Germany

May 2023 - Present

Phd Student

Current

Tallinn

Evaluate the interplay of Security techniques with Reliability goalsHow redundant computations schemes can still be deployed without increase of side-channel traces

Sep 2019 - Present

Research Assistant

Torino

Test and Diagnosis of Digital Circuits and SystemsFault Tolerant Digital Circuit and System Design

Sep 2018 - Aug 2019

Backend Team Leader

Campinas Area, Brazil

Physical Design Leader of CPqD Design Center

Aug 2015 - Sep 2017

Physical Design Engineer And Instructor

Porto Alegre Area, Brazil

  • Teach Physical Synthesis Flow using Cadence design tools for Latin American Students,
  • Development and simulation of hardware description (Verilog/VHDL) for ASICs,
  • Support to Brazilian Design Houses.
  • Download, installation and qualification of PDKs from XFAB and UMC,
  • Software tools: Cadence First Encounter, Voltage Storm, Encounter Power System, QRC Extraction, RTL compiler.
Sep 2012 - Jul 2015

Digital Ic Designer

São Paulo Area, Brazil

  • Responsible for all phases of the project of a chip for the footwear sector.
  • Designed and implemented using the Verilog language
  • Created a verification plan and a verification environment
Jun 2011 - Aug 2011

Digital Ic Engineer

Porto Alegre Area, Brazil

  • Responsible for all phases of the project of a chip for the footwear sector.
  • Designed and implemented using the Verilog language
  • Created a verification plan and a verification environment
Sep 2010 - May 2011

Information Security Analyst

Recife Area, Brazil

  • Co-administration proactive of client’s networks. Responsible for identification of vulnerabilities and/or conformists, performing maintenance continues of information security
  • Monitoring logs and events from various network assets in real time. Identifying patterns of behavior that may reveal security vulnerabilities or attacks, reporting and following up with the client possible resolutions.
Jan 2009 - Sep 2009

System Analyst

Triforsec - Tecnologia Em Segurança Da Informação

Recife Area, Brazil

  • Responsible for administration and maintenance of Linux servers, firewalls and automation routines
Jan 2008 - Jan 2009
Team & coworkers

Colleagues at Cadence

Other employees you can reach at cadence.se. View company contacts for 10387 employees →

3 education records

Felipe Almeida education

Master'S Degree, Microelectronic

Dissertation: Evaluating Placement Constraints and Majority Voter Insertion Techniques in Triple Modular Redundancy Architectures to.

Digital Ic Designer, Integrated Circuits Design

Cti - Centro De Tecnologia Da Informação
FAQ

Frequently asked questions about Felipe Almeida

Quick answers generated from the profile data available on this page.

What company does Felipe Almeida work for?

Felipe Almeida works for Cadence.

What is Felipe Almeida's role at Cadence?

Felipe Almeida is listed as Application Engineer at Cadence.

Where is Felipe Almeida based?

Felipe Almeida is based in Duisburg, North Rhine-Westphalia, Germany while working with Cadence.

What companies has Felipe Almeida worked for?

Felipe Almeida has worked for Cadence, Elmos, Taltech – Tallinn University Of Technology, Politecnico Di Torino, and Cpqd.

Who are Felipe Almeida's colleagues at Cadence?

Felipe Almeida's colleagues at Cadence include Harvey Linebarier, Vikas Sahu, 王耀飞, Divyank Mittal, and Man-Yong Han.

How can I contact Felipe Almeida?

You can use AeroLeads to view verified contact signals for Felipe Almeida at Cadence, including work email, phone, and LinkedIn data when available.

What schools did Felipe Almeida attend?

Felipe Almeida holds Master'S Degree, Microelectronic from Federal University Of Rio Grande Do Sul.

Find 750M verified contacts

Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.

People with similar names

Check these profiles if this is not the Felipe Almeida you were looking for.

View similar profiles