Please complete the CAPTCHA to continue
A concise factual answer block for searchers comparing this professional profile.
AeroLeads shows a matched LinkedIn profile for Mario Guzman.
Mario Guzman previously worked as Project Manager - Approval Services at Visa and Electrical Engineering Consultant at Silicon Valley. Mario Guzman holds Vlsi Engineering Certificate, Analog Design, Rf Ic Design, Signal Integrity, Io Protocols from Uc Santa Cruz Extension.
Electrical Engineering and Project Management ProfessionalResults oriented and resourceful EE professional, offering extensive Project Leadership, Solutions Development and Methodology Development / Implementation experience within the deep-submicron Semiconductor industry. Track record of leveraging a comprehensive understanding of leading-edge technology to innovate – and lead cross-functional teams to deliver – technical solutions that enhance quality, increase profits and secure an organization’s long-term success.Solutions focused – passionate about developing highly efficient solutions that result in successful, profit generating products. Subject matter expert and key resource who continuously investigates next-gen technologies, novel circuits and emerging ideas.Skilled coach and mentor – adept at communicating complex concepts / processes in a clear, benefits driven manner.Team builder and leader who rallies workgroups around clearly defined project goals and actionable visions of success.Analytical and detail focused – highly skilled at balancing the need to be process oriented while also visualizing the “big picture.”Specialties: Team Leadership, Training/Mentoring, Patent Development, Architecture Definition, IP Evaluation/Integration, Deep Submicron Design, Solutions Development, Methodology Development, Cashless Payment Solutions.EMVCo, VISA GlobalPlatform, SmartCard, NFC, VIS and VCPS.Design, Verification, Characterization, (90nm, 65nm, 45nm, 28nm) Low Power Design, Custom/ASIC, Timing Analysis/Closure, Clock/Power Planning, Xtalk, Multi-VDD Domain, EM/IR-drop and Noise Analysis, DFT, Algorithm Implementation, ECC
Listed skills include Algorithms, Asic, Semiconductors, Ic, and 19 others.
A career timeline built from the work history available for this profile.
Responsible for planning, directing, and coordinating activities for chip card and device products. Coordinating test tool relations with multiple test tool vendors. Coordinating and supporting multiple testing projects including mobile activities. Responsible for communications internally and externally regarding testing activities
Architecture definition, design, implementation and verification.Deep submicron (90nm, 65nm, 45nm, 32nm) low power design, full custom and ASIC flows.Circuit/logic design/verification. Multi-VDD domain.IP evaluation & integration. Mixed signalMethodology development and implementation.Flow automation.
A semiconductor company; component of the S&P500 with 2700 employees worldwide and $1.36B in sales.Member of Technical StaffHad complete ownership of complex blocks and tasks, was an acknowledged as a technical resource for group & department. Proactively identified solutions for next generation problems, including ability to work with other groups to achieve agreement on solutions. Demonstrated knowledge of competitive environment. Provided technical direction to large group of engineers. Took complete ownership of individual & group projects. Maintained schedule and ensured milestones were met. Identified and resolved complex problems independently; identified problems for others. Maintained technical expertise, including investigating next generation technologies, novel circuits and ideas. Reviewed and suggested design methodologies and new circuit ideas. Reviewed and developed specification, technical disclosures/patents and publication. Provided technical support to other projects and engineers. Ensured quality and customer support. Kept up with the competition and literature. Mentored junior/senior engineers.
Responsible for defining, designing and verifying blocks, including guiding layout resources and mentoring Junior Engineers
Responsible for designing the IC in detail, as well as supervising physical layout to ensure conformance to schematic intent, to manage parasitics and to ensure compliance with overall project schedule. Supported product engineers on both new and "legacy" products.
Responsible for learning design tools and methodologies while supporting design projects under the guidance of Senior Engineer.
Quick answers generated from the profile data available on this page.
Mario Guzman is based in United States.
Mario Guzman has worked for Visa, Silicon Valley, and Altera Corp.
You can use AeroLeads to view verified contact signals for Mario Guzman, including work email, phone, and LinkedIn data when available.
Mario Guzman holds Vlsi Engineering Certificate, Analog Design, Rf Ic Design, Signal Integrity, Io Protocols from Uc Santa Cruz Extension.
Mario Guzman is listed with skills including Algorithms, Asic, Semiconductors, Ic, Mixed Signal, Eda, Engineering, and Integrated Circuit Design.
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial Search contactsCheck these profiles if this is not the Mario Guzman you were looking for.
