Engineering Director
Current
Jul 2022 - Present
AeroLeads people directory · profile
Giorgos Nikiforos Email & Phone Number
Engineering Director
at
Codasip
1 work email found
@broadcom.com
LinkedIn matched
✓ Verified Jun 2026
4 data sources
Profile completeness 100%
Current company
Role
Engineering Director
Location
Iráklion, Crete, Greece
Company size
Who is Giorgos Nikiforos? Overview
A concise factual answer block for searchers comparing this professional profile.
Quick answer
Giorgos Nikiforos is listed as Engineering Director at Codasip, a company with 66 employees, based in Iráklion, Crete, Greece. AeroLeads shows a work email signal at broadcom.com and a matched LinkedIn profile for Giorgos Nikiforos.
Giorgos Nikiforos previously worked as Graphics Design Verification Manager at Apple and Graphics Design Verification Engineer at Apple. Giorgos Nikiforos holds Master Of Science, Computer Architecture, 9/10 from University Of Crete.
Company email context
Email format at Codasip
This section adds company-level context without repeating Giorgos Nikiforos's masked contact details.
{first_initial}{last}@broadcom.com
86% confidence
AeroLeads found 1 current-domain work email signal for Giorgos Nikiforos. Compare company email patterns before reaching out.
Profile bio
About Giorgos Nikiforos
Giorgos Nikiforos is a Engineering Director at Codasip. They possess expertise in verilog, computer architecture, fpga, rtl design, c and 45 more skills. They is proficient in English.
Listed skills include Verilog, Computer Architecture, Fpga, Rtl Design, and 46 others.
Current workplace
Giorgos Nikiforos's current company
Company context helps verify the profile and gives searchers a useful next step.
Codasip
11 roles
Giorgos Nikiforos work experience
A career timeline built from the work history available for this profile.
Graphics Design Verification Manager
Sep 2020 - May 2022
Graphics Design Verification Engineer
Jan 2017 - Sep 2020
Principal - R&D Engineer Ic Design
Responsible for architecture and micro-architecture verification of ARMv8 Core clusters. Multi-cluster Validation-Cluster Lead.
Mar 2016 - Oct 2016
Senior Staff - Ic Design Engineer
Responsible for architecture and micro-architecture verification of Core clusters. Multi-cluster Validation-Cluster Lead.
Sep 2014 - Feb 2016
Hardware Engineer - X86 Architecture Validator At 14Nm Intel® Xeon Phi™
In particular as a member of a small team I am exposed in the complete (x86) intel Architecture and micro-Architecture and reuse and implement new test cases in order to validate the correctness and the functionality of different levels of hierarchy inside chip. Exposed in new techniques of reaching full Architecture and micro architecture coverage. Root.
Jan 2012 - Aug 2014
Hardware Engineer - Rtl Designer
In particular as a member of a small group I comprehended the design restrictions and the architecture decisions in order to evolve a core cluster.
Oct 2011 - Dec 2011
Design Engineer
Computer Architecture and VLSI Laboratory (CARV) Institute of Computer Science (ICS) Foundation for Research and Technology - Hellas (FORTH) Description: Involved in the ENCORE (ENabling technologies for a programmable many-CORE) EU funded FET integrated project. The ENCORE project objective is to achieve a breakthrough on the usability, reliability, code.
Aug 2010 - Nov 2010
Design Engineer
Computer Architecture and VLSI Laboratory (CARV) Institute of Computer Science (ICS) Foundation for Research and Technology - Hellas (FORTH) Description: Involved in the SARC (Scalable Computer Architecture) 4-year EU funded FET integrated project. SARC is concerned with long term research in advanced computer architecture, while FORTH focus is on.
Feb 2009 - Jul 2010
Research Assistant
Computer Architecture and VLSI Laboratory (CARV) Institute of Computer Science (ICS) Foundation for Research and Technology - Hellas (FORTH) Description: (MSc Thesis) Hardware design and Xilinx Virtex-2 FPGA implementation of a cache controller with configurable scratchpad regions as a part of the integrated project Scalable Computer Architecture (SARC).
Sep 2007 - Jan 2009
Research Assistant
Computer Engineering And Informatics Department University Of Patras
Description: Hardware design in synthesizable Verilog of efficient Modulo Arithmetic Circuits as part of Archimedes II, EU funded project of Technological Educational Institute of Athens.
Sep 2005 - Sep 2006
Team & coworkers
Colleagues at Codasip
Other employees you can reach at codasip.com. View company contacts for 66 employees →
RH
Ross Hamer
Colleague at CodasipBristol, England, United Kingdom, United Kingdom
View →
AS
Alexey Shchekin
Colleague at CodasipMunich, Bavaria, Germany, Germany
View →
VT
Vincent Thibault
Colleague at CodasipVacquières, Occitanie, France, France
View →
SP
Simona Parimuchová
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
LS
Laura Sartori
Colleague at CodasipAbbots Langley, England, United Kingdom, United Kingdom
View →
GD
Gautham Dilip Kripalani
Colleague at CodasipLondon, England, United Kingdom, United Kingdom
View →
LV
Lukas Valach
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
EK
Eva Komendová
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
AS
Axel Strotbek
Colleague at CodasipGermany, Germany
View →
RT
Robert Thurlow
Colleague at CodasipCzechia, Czech Republic
View →
Ross Hamer
Colleague at CodasipBristol, England, United Kingdom, United Kingdom
View →
AS
Alexey Shchekin
Colleague at CodasipMunich, Bavaria, Germany, Germany
View →
VT
Vincent Thibault
Colleague at CodasipVacquières, Occitanie, France, France
View →
SP
Simona Parimuchová
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
LS
Laura Sartori
Colleague at CodasipAbbots Langley, England, United Kingdom, United Kingdom
View →
GD
Gautham Dilip Kripalani
Colleague at CodasipLondon, England, United Kingdom, United Kingdom
View →
LV
Lukas Valach
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
EK
Eva Komendová
Colleague at CodasipBrno, South Moravia, Czechia, Czech Republic
View →
AS
Axel Strotbek
Colleague at CodasipGermany, Germany
View →
RT
Robert Thurlow
Colleague at CodasipCzechia, Czech Republic
View →
2 education records
Giorgos Nikiforos education
Master Of Science, Computer Architecture, 9/10
University Of Crete
Diploma In Computer Engineering And Informatics, Computer Engineering And Informatics Department, 8.1/10
FAQ
Frequently asked questions about Giorgos Nikiforos
Quick answers generated from the profile data available on this page.
What company does Giorgos Nikiforos work for?
Giorgos Nikiforos works for Codasip.
What is Giorgos Nikiforos's role at Codasip?
Giorgos Nikiforos is listed as Engineering Director at Codasip.
What is Giorgos Nikiforos's email address?
AeroLeads has found 1 work email signal at @broadcom.com for Giorgos Nikiforos at Codasip.
Where is Giorgos Nikiforos based?
Giorgos Nikiforos is based in Iráklion, Crete, Greece while working with Codasip.
What companies has Giorgos Nikiforos worked for?
Giorgos Nikiforos has worked for Codasip, Apple, Broadcom Limited, Broadcom, and Intel Corporation.
Who are Giorgos Nikiforos's colleagues at Codasip?
Giorgos Nikiforos's colleagues at Codasip include Ross Hamer, Alexey Shchekin, Vincent Thibault, Simona Parimuchová, and Laura Sartori.
How can I contact Giorgos Nikiforos?
You can use AeroLeads to view verified contact signals for Giorgos Nikiforos at Codasip, including work email, phone, and LinkedIn data when available.
What schools did Giorgos Nikiforos attend?
Giorgos Nikiforos holds Master Of Science, Computer Architecture, 9/10 from University Of Crete.
What skills is Giorgos Nikiforos known for?
Giorgos Nikiforos is listed with skills including Verilog, Computer Architecture, Fpga, Rtl Design, C, Processors, Debugging, and Xilinx.
Find 750M verified contacts
Search by job title, company, industry, location, and seniority. Export verified B2B contact data when you need it.
Start free trial